Quartus

<+/-> Micro clock to output delay of source is <time>


CAUSE: The Timing Analyzer is reporting the specified micro clock to output delay to the destination register as incremental timing information.
ACTION: No action is required. You can view the results of timing analysis in the Compilation Report.

See also:

Running a Timing Analysis

- PLDWorld -

 

Created by chm2web html help conversion utility.