Quartus

Verilog HDL or VHDL information: <message description>


CAUSE: Integrated Synthesis generated the specified information for a Verilog Design File (.v) or VHDL Design File (.vhd).
ACTION: No action is required. A future version of the Quartus II software will provide more detailed information about this information message.

- PLDWorld -

 

Created by chm2web html help conversion utility.