| CAUSE: | You used the Create/Update > Create Design File from Selected Block command (File menu) to create the specified Verilog Design File (.v), VHDL Design File (.vhd), Text Design File (.tdf), or Block Design File (.bdf) from the selected block. The Quartus II software generated the design file without errors. |
| ACTION: | Click OK to close the message dialog box. |
|
- PLDWorld - |
|
|
| Created by chm2web html help conversion utility. |