| CAUSE: | The specified LCELL atom has a regout port that feeds to a clock signal input port of another atom. This connection may result in incorrect timing analysis. |
| ACTION: | If you are using an EDA tool, contact the technical support for the EDA tool regarding this message. Otherwise, contact Altera Applications for assistance. |
|
- PLDWorld - |
|
|
| Created by chm2web html help conversion utility. |