CAUSE: | The external board delay is larger than 6ns. It can cause the PLL can never lock the phase of the clocks. |
ACTION: | Please make sure the board delay is actually that large |
- PLDWorld - |
|
Created by chm2web html help conversion utility. |