| CAUSE: | The Compiler attempted to automatically assign the Virtual Pin Clock logic option to an appropriate clock signal in the design for the specified Virtual Pin. However, the Compiler cannot locate an appropriate clock signal for this purpose. When this condition occurs, the Compiler sets the virtual pin clock to GND. |
| ACTION: | Assign the Virtual Clock Pin logic option to an appropriate clock signal in the design. |
|
- PLDWorld - |
|
|
| Created by chm2web html help conversion utility. |