CAUSE: | The clock skew for the specified number of non-operational path(s) clocked by the specified clock between two registers is greater than the delay between the same two registers plus the tCO and tSU. As a result, the circuit may not operate. |
ACTION: | View the timing analysis results in the Report window and view the specified paths in the Messages window. If possible, correct the clock skew in the design by using internally registered write/read enables, or by adding LCELL primitives to increase the data path delay. |
- PLDWorld - |
|
Created by chm2web html help conversion utility. |