| CAUSE: | The Timing Analyzer found the specified minimum setup and hold violations along the specified number of paths. Clock skew in the design may cause hold violations. |
| ACTION: | View the timing analysis results in the Report window and list and locate the timing paths to identify and correct the paths that do not meet the requirements. |
|
- PLDWorld - |
|
|
| Created by chm2web html help conversion utility. |