CAUSE: | You created a clock setting that defines a duty cycle other than 50%. However, all clocks feeding a ClockLock must have a duty cycle of 50%. |
ACTION: | Change the clock settings assigned to the specified clock so that the duty cycle of the clock is 50%. Alternatively, you can remove the clock frequency requirement so that the Quartus II software automatically creates an appropriate clock during compilation. |
See also:
Creating Clock Settings
Deleting Clock Settings
Editing Clock Settings
Overview: Using the Timing Analyzer
- PLDWorld - |
|
Created by chm2web html help conversion utility. |