Quartus

Clock period specified in clock requirement for clock <name> must be greater than or equal to <time>

CAUSE: You created a clock setting. However, the Timing Analyzer is reporting that clock period for the specified clock must be greater than or equal to the specified period due to the clock low (tCL) and clock high (tCH) limits for the currently selected device and/or the clock pin or output pin edge rate.
ACTION: Change the clock settings so that the clock period is greater than or equal to the specified value.

See also:

Creating Clock Settings
Editing Clock Settings
Overview: Using Clock Settings
Overview: Using the Timing Analyzer

- PLDWorld -

 
Created by chm2web html help conversion utility.