

ALTERA®


MAX+PLUS® II GETTING STARTED



PLDWorld.com

MAX+PLUS II GETTING STARTED

2001 10 4 / Version 2.0...




... , Schematic Capture
... MAX+plus II ,
IC ,
... CPLD FPGA
(Logic) ...
ALTERA PLD FLEX10K Series EPF10K10QC208-4
...
Design Compilation, Simulation MAX+plus II Project , Schematic ,
...
...



Directory	Folder	MAX+plus II	MAX+plus II	Directory
		『C:』	『D:』 가	
『C:\max2work\exp』		『D:\max2work\exp』	Directory	
『L:\max2work\exp』		Directory	Directory	

"4-Bit Binary Up/Down Counter with Synchronous Load (LDN), Asynchronous Clear, and Asynchronous Load (SETN)"
8-Bit Binary Counter

MAX+PLUS II GETTING STARTED



PC
95/98/NT/2000
MAX+plus II

MAX+plusII 10.1
-> (P) -> Altera -> MAX+plus II 10.1

1 Windows

MAX+PLUS II GETTING STARTED




Figure 1 MAX+plus II

MAX+plus II		2
"Untitled1"	Project	2

MAX+PLUS II GETTING STARTED




Figure 2 MAX+plus

Toolbar
2

MAX+plus II

Toolbar



Figure 3 MAX+plus II

Toolbar

2

Graphic Design File

2. Project (Schematic Capture) Graphic Editor
 1. (Project name)
 2. (New file)
 3. Schematic
 4. Logic (Symbol)
 5. Symbol
 6. (input pin) (output pin)
 7. Node Bus
 8. Pin
 - 9.
 10. Target Device
 11. File Compiler Error Check (Design Rule Check .)
 12. File Close
- 4
- Project

MAX+PLUS II GETTING STARTED




Figure 4 Project

4 Name... Project
 5 Project

MAX+PLUS II GETTING STARTED




Figure 5 Project

"Drives:" "Directories:"
 (L:\max2work\exp) . "Project Name:"
 Project 8counter .




Figure 6 Project (8count)

OK 7 Project .

MAX+PLUS II GETTING STARTED




Figure 7 [MAX+plus II] Submenu [Graphic Editor]

7 Schematic File
MAX+plus II Submenu Graphic Editor 8

MAX+PLUS II GETTING STARTED




Figure 8 Graphic Editor

Graphic Editor 가
[Save As....]

Menu [File]

MAX+PLUS II GETTING STARTED




Figure 9 GDF File

Project
8count.gdf

gdf

10 가 Graphic

OK

Editor

MAX+PLUS II GETTING STARTED




Figure 10 8count.gdf Schematic

Graphic Editor	Symbol		
가	Graphic Editor	11	.
[Symbol]	[Enter Symbol... Double-Click]		, <u>Graphic</u>
Editor			
<hr/>			
4-Bit Binary Up/Down Counter	Symbol Name	4count	Enter
Key OK			

MAX+PLUS II GETTING STARTED




Figure 11 [Symbol] [Enter Symbol... Double-Click]

Enter Symbol 가

MAX+plus II

Symbol Name
가

Gate

\maxplus2\max2lib\prim

\maxplus2\max2lib\mega_lpm

Symbol Libraries

Symbol

symbol

Megafunctions/LPM, Old-Style Macrofunctions, Primitives

Symbol Name

Symbol Libraries

12 Symbol Libraries

\maxplus2\max2lib\mf

Symbol Libraries

Symbol Name Symbol Files:

MAX+plus II HELP Menu

Figure 12 Symbol Name

12

\maxplus2\max2lib\prim

13




Figure 13 Primitives Libraries Symbol

13 Symbol Files Symbol Symbol File Box
 Symbol OK Symbol Graphic Editor Symbol 가
 13 Symbol Files Box 가 Gate
 \maxplus2\max2lib\prim symbol 가 .

MAX+PLUS II GETTING STARTED




Figure 14 "\maxplus2\max2lib\prim" symbol

14	AND	Port	2	AND Gate
AND2		OR Gate	OR2	가
		D Flip-Flop	DFF	, JK
		Flip-Flop	JKFF	
Symbol Name	*	Symbol	OK	12 13
Symbol		Symbol	Symbol	
14	INPUT	PLD	PIN	Port
OUTPUT	PLD	PIN	Port	BIDIR
Data bus		High, Low, High Impedance		TRI state 가
		PLD	PIN	PIN
GND	"0"	VCC	"1"	XOR
	TRI	TRI state buffer		
3	Symbol Files Box	\maxplus2\max2lib\mf		15
	Symbol			

MAX+PLUS II GETTING STARTED




Figure 15 "\\maxplus2\ max2lib\mf" symbol




Figure 16 4count

Copy 4count 가 Paste 가 4count 가
 Drag Ctrl Key 4count Symbol . (가)

MAX+PLUS II GETTING STARTED




Figure 17 4count

input 3

output 9

18

MAX+PLUS II GETTING STARTED










Figure 18 Line Scount

Port

가

가

19

-  -
-  -
-  -
-  - (Connection dot)
-  - Symbol (Rubberbanding function on)
-  - Symbol (Rubberbanding function off)

MAX+PLUS II GETTING STARTED




Figure 19 Graphic Editor

19	INPUT PORT	OUTPUT PORT
Port	PIN_NAME	Button
	cin, dndp, clk	q1, q2, q3, q4, q5, q6, q7, q8, cout
	Pin	20




Figure 20 Pin Name

20 Edit Pin Name PIN_NAME 가
 Pin Name . PIN_NAME 21




Figure 21 Pin Name

MAX+PLUS II GETTING STARTED




Figure 22 PLD DEVICE

Device Family 가 AUTO
 22 Assign Device FLEX10K Series EPF10K10QC208-4
 23 Device OK




Figure 23 DEVICE

MAX+PLUS II GETTING STARTED

23 EPF10KQC208-3 EPF10KQC208-4 24 Fastest Speed Grades

Show Only Fastest Speed Grades

Figure 24 가 Device Option

23 "Show Only Fastest Speed Grades" Disable
 EPF10KQC208-4 가 EPF10KQC208-4 OK
 FLEX10K10 Series EPF10K10QC208-3 가 Speed 가
 EPF10K10QC208-4 가 Performance
 Chip 가
 Schematic Design Rule Check
 25




Figure 25 Design Rule Check

File -> Project -> Save & Check_




Figure 26 Design Rule Check





Figure 27 Design Rule Check 가

Message Processor
 Error Warning Message
 Message
 Error
 Warning Message Warning
 Warning



Graphic Editor




Figure 28 Compiler

MAX+plus II	(Module)	Utility	
Project	Logic	Synthesize	Project
ALTEra Chip	(Error)		
	Fitting		
Project	Design File	File	
Compiler	29		

MAX+PLUS II GETTING STARTED





Figure 29 Compiler



MAX+PLUS II GETTING STARTED

-  - Compiler

30



Figure 30 Compiler

30
Module 가
Compiler Partition
31 Windows 가






Figure 31 Compile

(warning) (error)가 ALTERA Help 가
31 Design Rule Check 가
Compile

-  - Compile Timing SNF Extractor Icon
Stimulus 가 가 (Simulation

MAX+PLUS II GETTING STARTED

-  - Compile Assembler Icon
PLD Download Configuration Programmer .

4

Timing Simulation

Editor 32 Waveform 33




Figure 32 Waveform Editor 가

MAX+PLUS II GETTING STARTED




Figure 33 Waveform Editor

가 Node , Node -> , Node -> Enter nodes
 Insert Node ; Node Name
 from SNF ; SNF file Node
 35 Window 가




Figure 34 Node Enter Node From SNF...




Figure 35 Enter Node From SNF

Window List Button node
 "=>" Button Node . OK Button
 Waveform Node .
 Pin Port Available Nodes & Groups:
 Type . Node Simulation
 가 . Check (List) Node
 Port 가
 Port 가
 "=>" Button 가
 Node 가 .
 File menu "Save as" . <Project
 Name>.scf가 .
 In/Out Node 가 Waveform Editor Window .

MAX+PLUS II GETTING STARTED





Figure 36 /

Icon Toolar
Stimulus Vector

Pin
Icon

MAX+PLUS II GETTING STARTED



Option Grid Size... grid size 30ns
 37 Waveform
 Waveform Editor Stimulus Grid
 (Block Grid , Clock Grid 가 ½ Period 가
 .) MAX+plus II Option "Snap to Grid"
 가 Grid Clock "Snap to Grid"
 Check

MAX+PLUS II GETTING STARTED




Figure 37 Stimulus

Waveform Editing 가
 가 Simulation Waveform
 Simulation MAX+plus II S/W Main Menu MAX+plus II -> Simulator
 Simulation
 38 Simulation Timing Simulation , Waveform
 File Simulation Input: Waveform
 Start Time: End Time:

MAX+PLUS II GETTING STARTED




Figure 38 Simulator

Start Button Simulator 가 Simulation Simulation
 Open SCF button Simulation Waveform .
 39 Simulation Target Device Delay Timing Simulation

MAX+PLUS II GETTING STARTED




Figure 39 Simulation



MAX+plus II
Compile
Program

Hardware

FPGA ... CPLD Configuration
Hardware 가

가 ALTERA PLD S/W

...

Revision History

- 2000-12-4 - Ver 1.0: Initial Release... (:)
- 2001-10.4 – Ver 2.0: , ... 가
... (:)