We have shown that VHDL models are highly dependent on the target technology. A slight modification in the description can cause considerable change in the implementation efficiency, especially when dealing with fixed-resource FPGAs. We have also demonstrated how VHDL descriptions can be optimized to achieve better FPGA resource utilization.