Getting copies of the EDIF Standard
EDIF Examples
Synthesizable VHDL Models for LPM
Synthesizable Verilog Models for LPM
Copyright © 1998 University of Manchester
