







Overflow Flag Logic

Overflow logic depends on whether doing an addition or subtraction: if (addition) overflow = (Amsb and Bmsb and (not Smsb)) or ((not Amsb) and (not Bmsb) and Smsb)

i.e. For addition, if sign bits of operands are the same, but the result sign bit is different, then OVERFLOW has occurred. Smsb is the most significant bit of the result.

If (subtraction) OF = (Amsb and (not Bmsb) and (not Smsb)) or ((not Amsb) and Bmsb and Smsb)

Note: In all cases, Binvert = 1 for subtraction, Binvert = 0 for add

BR 6/00

Set Logic

SLT, SLTU: output is non-zero if A < B; ALU always does a SUB operation, SET logic will output a zero or non zero value based on flags.

if SLT (signed comparison) then Let Nf = sign bit of result, OF = overflag Result (LSB) = ((not OF) and Nf) or (OF and (not Nf))

Result other bits = 0.

If SLTU (unsigned comparison) then Result (LSB) = not(CarryFlag) Result other bits = 0.

Note that a Set operation always produces as a result either '1' ('0001') or '0' ('0000'). BR 6/00

6

5

Zero Detect

Zero Detect outputs a '1' if result is zero, else outputs a '0'. Can be folded into SET logic if desired.

BR 6/00

Some Challenges

The logic I have given simply specifies in a simple manner the functionality to be achieved.

Feel free to redesign the logic in a more efficient manner to fit domino logic.

It will be your decision as to what will be in phase 1 and phase 2 of the domino logic block.

You are responsible for generating your 2 phase clocks.

The testbench will only provide uncomplemented inputs, you MUST HAVE DFFS ON ALL INPUTS. You will probably need to provide both complemented and uncomplemented inputs to your circuits.

You must use domino logic for your logic approach.

BR 6/00

7

Rankings of Designs

I will rank the designs via the Power-Delay-Product (PDP). The PDP is an accepted metric for measuring the speed-efficiency of a design.

For a given suite of test vectors, I will measure the average power per clock period and multiply this by clock period. Lower PDP values are good, the design with the lowest PDP will have a ranking of '1'.

You can lower your PDP by lowering your power usage and/or by reducing the clock period.

The upper third of the class will get 25 pts added to any test grade. The middle third will get 12 pts added to any test grade. The lowest third gets no extra points.

BR 6/00

9



















Report • I want to see complete transistor-level schematics for every gate, including transistor sizes - I do not want Cadence files - I want to see screen captures or pictures of the schematics in your report. I want to see a complete schematic of the datapath at the ٠ gate level You need to show me the critical path in your circuit. ٠ - Provide data that proves this is the critical path by showing a test vector passing, then failing the simulation because the clock period was reduced and the test vector exercised this critical path (I don't need to see spice waveforms – just the clock period values, the input test vector, and the output test vector that passed/failed.) For the same clock period that FAILED above because the critical _ path was exercised, show a test vector that passes at this clock period because is uses a short path. BR 6/00 19