



























## Read of '10'

- a. 4 line segments: Bl-A, Ref-A (msb), Bl-B, Ref-B (lsb). Bl-A coupled to Ref-B by Cc, Bl-B coupled to Ref-A by Cc. Define Vs as max voltage on bitlines. Coupling capacitor Cc designed to transfer 1/3 of swing to attached lines.
- b. Transfer transistors can join segments Bl-A, Bl-B and segments Ref-A, Ref-B.
- c. Ref-A used for MSB sensing, Ref-B used for LSB sensing.
- d. Initial Conditions: Transfer transistors on, all segments precharged to 1/2Vs, cell contains 2/3 Vs
- Word line asserted, BI-A, BI-B settle at about 2/3 Vs (a little under, Cs >> Cb). Via Cc, Ref-B raises by about 1/9Vs from 1/2Vs to 5.5/9Vs
- f. Turn off Transfer transistors to isolate segments. MSB SA compares BI-A (2/3Vs) to Ref-A(1/2Vs), senses a '1'. BL-A driven to Vcc, Ref-A driven to '0' by SA.
- g. Via Cc, Bl-B drops from 2/3Vs to about 1/2Vs, while Ref-B raises another 1/9Vs to 6.5/9Vs.
- h. LSB Sense amp compares Bl-B (1/2Vs) to Ref-B (6.5/9Vs) and senses a '0'. Bl-B driven to '0', Ref-B driven to '1'.
- Turn on transfer transistors to join segments. Cap ratio of segments is 2 to 1, so Bl-A at Vs and Bl-B at 0v with 2/1 ratio (Bl-A twice cap of Bl-B) gives original cell vaue of 2/3 Vs for cell restore.

BR 8/99

## Read of '11'

- a. 4 line segments: Bl-A, Ref-A (msb), Bl-B, Ref-B (lsb). Bl-A coupled to Ref-B by Cc, Bl-B coupled to Ref-A by Cc. Define Vs as max voltage on bitlines. Coupling capacitor Cc designed to transfer 1/3 of swing to attached lines.
- b. Transfer transistors can join segments Bl-A, Bl-B and segments Ref-A, Ref-B.
- c. Ref-A used for MSB sensing, Ref-B used for LSB sensing.
- d. Initial Conditions: Transfer transistors on, all segments precharged to 1/2Vs, cell contains Vs
- e. Word line asserted, Bl-A, Bl-B settle at about Vs (a little under, Cs >> Cb). Via Cc, Ref-B raises by about 1/6Vs from 1/2Vs to 2/3Vs
- f. Turn off Transfer transistors to isolate segments. MSB SA compares Bl-A (1.0Vs) to Ref-A(1/2Vs), senses a '1'. BL-A driven to Vcc, Ref-A driven to '0' by SA.
- g. Via Cc, Bl-B drops from 1.0Vs to about 5/6Vs, while Ref-B remains stable at 2/3Vs since Bl-A bitline was already at 1.0Vs.
- h. LSB Sense amp compares Bl-B (5/6Vs) to Ref-B (2/3Vs) and senses a '1'. Bl-B driven to '1', Ref-B driven to '0'.
- i. Turn on transfer transistors to join segments. Both Bl-A and Bl-B are at Vs, which is original cell value for restore operation.















































"High-Speed Dram Architecture Development", H. Ikeda and H. Inukai, IJSSC VOI 34, No 5, May 1999.

BR 8/99





## **Dual Port SRAMS**

- Separate left/right ports
- Independent read/write operation of each port for accesses to different locations or simultaneous read access to same location
- Asynchronous Dual Port
  - Need asynchronous arbitration circuit to determine 'winning' port in case of simultaneous write to same location – block losing port
- Synchronous Dual Port simultaneous write to same location is undefined operation (results not guaranteed).

BR 8/99