















Improving Speed, Saving Power

Critical path runs through row decode, word line assertion

- Need smaller decoding, less word line capacitance in order to improve speed.
- Break a large array into smaller sub-arrays, and use hierarchical decoding to select a sub array
 - PowerPC 32K x 8 cache broken into 32 blocks, each 1K x 8
 - Cypress 1Mb Dual Port broken into 32 blocks, each 32 K bits $(2^5 \times 2^5 \times 2^{10} = 2^{20})$. Each blocks is 512 rows x 64 columns
 - Mitsubishi SRAM (Rabaey text). 32 blocks of 128K bits (1024 rows x 128 columns)
- Only one sub-array will be activated, saves power!!!!

BR 9/01