

Clock Borrowing can be useful

Not always possible to perfectly balance logic delays in each stage.

Latches allow us to do clock borrowing.

Helps alleviate the pipeline balancing problem.


BR 6/00

13

Can we do clock borrowing in Flip-Flop System?

To do clock borrowing in a FF-system, we need a FF with *negative* setup time (input can change after active clock edge)

Master/Slave DFF Design




Rising edge-triggered, T_{su} of FF is whatever T_{su} is for the master latch (assume it is positive)

BR 6/00

14


If DFF has positive Setup time, No Clock Borrowing



BR 6/00

15


Rising Edge DFF using Pulsed Latch design



BR 6/00

16

Clock Borrowing in DFF system (DFFs with negative T_{su})



Want negative T_{su} to be $> T_{skew}$ to eliminate Skew.

BR 6/00







17

Timing Summary


- Latch-based System
 - Allows clock borrowing
 - System timing is:
 - Clock period = $T_{cl}(\text{phase1}) + T_{cl}(\text{phase2}) + 2 * T_{c2q}$
 - If clock phase overlap, then:
 - $T_{cl}(\text{min path}) > T_{skew} - T_{cq} - T_{su}$
- DFF-based System
 - DFFs with positive Setup:
 - Clock Period = $T_{c2q} + T_{cl}(\text{max}) + T_{su} + T_{skew}$
 - DFFs with negative Setup:
 - Clock period = $T_{cq} + T_{cl}(\text{max})$
 - if $T_{su}(\text{negative}) > T_{skew}$

BR 6/00

18



Level-Sensitive Latch Design




TSPC = True Single Phase Clocking (clock does not have to be inverted), use on Alpha 21064 (first Alpha, one LARGE clock driver). TSPC latches slower than traditional latches, easy to invert clock locally.

BR 6/00

25

Flip-Flop Design

- Can combine TSPC Latches in several ways to make a Flip-Flop




(a) Positive edge-triggered *D* flip-flop

BR 6/00

Node X is a dynamic node. If clock = 1 and D=0, then node is floating! Lowers noise immunity, susceptible to charge sharing, charge coupling. Note that this FF has a long latency.

26



(b) Negative edge-triggered *D* flip-flop


BR 6/00

27


Charge coupling problem on this node. Node is truly dynamic, will be a case where it is not driven.

What is Charge Coupling?

Charge coupling is where a signal transition on one node causes a voltage change on another node via a coupling capacitor.



Charge coupling between wires due to sidewall capacitance or layer-to-layer capacitance




Charge coupling between gate and source/drain due to C_{gs} , C_{gd} .

BR 6/00

28

Gate and Source/Drain Coupling



When channel is off, $C_{gs} = C_{gd} = 0$


When channel is saturated (on), C_{gs} , C_{gd} is maximized.

Gate and Source/Drain coupling is a problem when the coupled node is not being actively driven (which is the case for a dynamic node).

BR 6/00

29


Charge Coupling Problem in Negative Edge TPSC Dff



Note that X is precharged low, which turns on M1, maximizing charge coupling to node X from Y.

BR 6/00

30



Only effect in this case is a slowing down of rise time of node Y, this will adversely affect H to L transition on output (TPHL)


For $V_{dd}=3.3$, 0.25μ :

TPHL = 273 ps, TPLH = 90

BR 6/00

31

How to fix this?




Swap positions of M1, M2. Note that both source and drain of M1 are now precharged high, eliminating charge coupling problem.

BR 6/00

32

New Simulation



For $V_{dd}=3.3$, 0.25μ :

TPHL = 195 ps (improved by 30%)

TPLH = 85 ps

BR 6/00

33

A Pulsed DFF




Fig. 1. Single-phase pulsed flip-flop: (a) concept and (b) possible implementation.

From: F. Klass, et al., "A New Family of Semidynamic and Dynamic Flip-Flops with Embedded Logic for High-Performance Processors, JSSC, Vol 34, No 5, May 1999.

BR 6/00

34

Operation




Fig. 2. Operation of a pulsed flip-flop: (a) precharge-III, (b) evaluation-I, and (c) evaluation-II.

Hold time = T_{on} time; T_{on} length is critical – too short, metastability, too long then hold time impacts performance.

BR 6/00

35

Improved Design





Fig. 3. Semidynamic edge-triggered flip-flop.

BR 6/00

36



Why NAND Gate?

Pulldown path conditional with value of D.

If $D=1$, then $X=0$, making $S=$

Fig. 3. Semidynamic edge-triggered ff


In Precharge, $CK=0$, $CKD=0$, $X=1$, $S=H$, $N1 = ON$.

At Eval start, $CK=1$ ($N3$ on), $CK=0$, $X=1$. If $D=1$, then $N2$ on, so X pulled low. X going low forces S to stay high, resulting in more robust pulldown of node X . This is called "conditional shutoff" – $N1$ is not shutoff if $D=1$.

BR 6/00

37

Spice Simulation Results



With conditional shutoff. Delay from CK to CKD decreased from 100ps to 10 ps in 10 ps steps (decreasing TON sampling window)

Original circuit without conditional shutoff. Note failure of pulldown of node X.

BR 6/00

38

Embedded Logic




Fig. 5. SDFF with embedded $(A+B)(C+D)(E+F)(G+H)$ function.

Embedded logic reduces number of logic stages between registers, but adds latency to DFF. Tradeoff is generally in favor of embedding logic in the DFF.

BR 6/00

39

Dynamic DFF




Fig. 6. Single-rail dynamic flip-flop with embedded $(A+B)(C+D)(E+F)(G+H)$ function.

Used for interfacing to dynamic logic – output forced to a '0' during precharge.

BR 6/00

40

Dynamic Dual Rail DFF




Fig. 7. Dual-rail dynamic flip-flop.


Weak keeper that keeps outputs at logic '1'. Do not need full keeper since outputs precharged to a '0'.

Useful when true and complement outputs are required for interfacing to dynamic logic because dynamic logic cannot implement inverting logic, so dual rail inputs are required.

BR 6/00

41

Pulsed DFF with self-resetting outputs



Causes outputs to return low for self-resetting outputs. Notice that Clock does not go to precharge pull up, only eval transistor.

BR 6/00

42

Self-Resetting CMOS (SRCMOS)

- SRCMOS differs from Domino logic in that the reset signal is generated locally
 - Less clock load
- Outputs are pulsed $0 \rightarrow 1 \rightarrow 0$, inputs assumed pulsed as well
 - Because inputs are '0' at start of evaluation, then no need for evaluation transistor!
 - No evaluation transistor means one less transistor in pulldown path means a faster circuit
- Many schemes for generating reset
 - Delayed version of the clock
 - Generate reset based on dual rail outputs
 - Generate reset for an entire block of gates at one time
- Will look at this in more detail for decode circuits for RAMs.