


Principles of VLSI Review

- Static CMOS Logic Design
- Delay Models
- Power Consumption
- CMOS Technology Scaling

BR 9/00




1

CMOS Transistors (N-type)





N-type (NMOS) transistor -
can think of it as a switch.

g: gate, d: drain, s: source




When $g = H$, d is connected
to s (current flows between
s, d because switch is
closed).



When $g = L$, d is
disconnected from s (current
does not flow between s, d
because switch is open.




BR 9/00

CMOS Transistors (P-type)





P-type (PMOS) transistor -
can think of it as a switch.

g: gate, d: drain, s: source







When $g = L$, d is connected
to s (current flows between
s, d because switch is
closed).



When $g = H$, d is
disconnected from s (current
does not flow between s, d
because switch is open).


Reality



V_{th} = threshold voltage

Want NMOS pulling to
GND, PMOS pulling to
Vdd


Inverter gate - takes 2 Transistors



BR 9/00

5


NAND gate - takes 4 Transistors



BR 9/00


6

NOR gate - takes 4 Transistors



7

General Static CMOS Gate



BR 9/00


8

Complex Gate

$F = \text{Not} (A \text{ and } (B \text{ or } C))$ (Ntree)

$F \text{ Dual} = \text{Not} (A' \text{ or } (B' \text{ and } C'))$ (Ptree)



Dual: Replace Ands with Ors, Ors with Ands, complement inputs.



BR 9/00

9

Transmission Gate




Full Vdd to Gnd
swing between A, B

BR 9/00

10

xor2 implementation




six transistors

BR 9/00

11


Tristate Inverter



BR 9/00

12

D-Latch



BR 9/00

13

Lmin, Lambda


Typically for digital circuits, gate length of transistors are all the same and will be the minimum gate length allowed for that technology. Typically the number used to describe the technology is the minimum gate length.

$$1.2U \quad L_{\min} = 1.2U$$

$$0.8 \quad L_{\min} = 0.8U$$

$$0.25 \quad L_{\min} = 0.25U$$

A scaling factor called *lambda* is often used to specify W/L values in a technology independent manner. Typically, $\text{Lambda} = \frac{1}{2} L_{\min}$ (not always, we will discuss this in our class).



BR 9/00

14

Inverter Switching Point



- The inverter switching point is determined by the ratio of the B_n/B_p , where B_n is the gain of the N-tree and B_p is the gain of the P-tree.
 - If $B_n/B_p = 1$, then switching point is $V_{dd}/2$
- If the W/L of both N and P transistors are equal, then $B_n/B_p = \mu_n / \mu_p = \text{electron mobility/hole mobility}$
 - This ratio usually between 2 and 3
 - This means that ratio of the W_{ptree} / W_{ntree} needs to be between 2 and 3 in order for B_n/B_p to be approximately 1
- In this class will use W_{ptree}/W_{ntree} to be 2

Gate Sizes


Assume minimum sized inverter is $W_p/W_n = 2/1$, $L = L_{min}$. $W_n = L_{min}$, $W_p = 2 * L_{min}$. This becomes the 1X inverter for this technology.



In a standard cell library, will have different sized gates to choose from for increasing loads




Propagation Delay (inverting)



BR 9/00

17

Propagation Delay (non inverting)




BR 9/00

18

Where to measure delay?

If use 50% point (input) to 50% point (output), can produce negative delays (slow input slope, fast output slope).



A better way is to use the 30% and 70% points on the signals.



BR 9/00

19

Non-Inverting Gate



BR 9/00

20

What affects gate delay?

- Environment
 - Vdd – increasing VDD decreases delay
 - Temperature – decreasing Temp decreases delay
 - Fabrication effects – Fast NMOS, Fast PMOS, Slow NMOS, Slow PMOS
- Usually measure delay for at least three cases
 - Best - high Vdd, low Temp, Fast N, Fast P
(use high Vdd, Low temp only if these conditions can adversely affect the circuit operation, e.g. timing margin for hold time is affected by fastest paths, not slowest paths).
 - Worst - low Vdd, high Temp, Slow N, Slow P - used for determining timing margin purposes.
 - Nominal - nominal Vdd, Room Temp (25 C), nominal N,P

BR 9/00

21


What else affects gate delay?

Input slew and output load both affect timing. For a FIXED input slope, FIXED environment, a simple timing model is:

$$\text{delay} = T_{\text{load}} + K * \text{Cload}$$

T_{load} is the delay of the gate with no external load.

K is different for TPLH, TPHL since it represents the channel resistance. Same equation is used for Slew values.



BR 9/00

22

Table Lookup for Different Input Slews

Tplh Table (delay)

Slope	K
S_1	K_1
S_2	K_2
S_2	K_3
S_3	K_4
S_4	K_5

Tplh Table (slew)

Slope	K
S_1	K_1
S_2	K_2
S_2	K_3
S_3	K_4
S_4	K_5

Also need tables for delay, slew for Tphl.

BR 9/00

23

2D Table Based on Cload


	Cload		
Slope	1X CL	5X CL	15x CL
S_1	K_{1_1x}	K_{1_5x}	K_{1_15x}
S_2	K_{2_1x}	K_{2_5x}	K_{2_15x}
S_3	K_{3_1x}	K_{3_5x}	K_{3_15x}
S_4	K_{4_1x}	K_{4_5x}	K_{4_15x}
S_5	K_{5_1x}	K_{5_5x}	K_{5_15x}

Would need four tables for Tplh (delay), Tplh (slew), Tphl (delay), Tphl(slew)

BR 9/00

24


Multiple Input Gates



Timings are $A \rightarrow Y$ T_{plh}, $A \rightarrow Y$ T_{phl}, $B \rightarrow Y$ T_{plh}, $B \rightarrow Y$ T_{phl}

Would need delay tables for each of these timings.

Timing Characterization Setup



Power Consumption In CMOS

- Static Consumption
 - Ideally, static CMOS gates with P-Tree/N-trees that are duals of each other should have negligible power consumption
 - Unfortunately, as devices have shrunk, sub-threshold current has increased and static power consumption has increased to significant values, even for static CMOS
- Dynamic Power Consumption
 - Power consumed during switching (due to signal transitions)

Dynamic Power Consumption

$$P_d = V_{dd}^2 * \text{Cap (switched)} * \text{Frequency}$$

Switched capacitance is the capacitance that charges/discharges during a clock cycle or a computation. Includes MOSFET capacitances, routing capacitance.

Note that the biggest influence is V_{dd} . Power consumption will be reduced by the square of V_{dd} if Frequency is constant.

Direct Path Current

There is also a '*Direct Path*' power component (short circuit current) that is due to both N_{tree} , P_{tree} being momentarily on during switching.

Influenced by Rise/Fall time of input signals.

$$P_{\text{direct path}} = V_{dd} * I_{\text{peak}} (T_{\text{rise}} + T_{\text{fall}}/2) / \text{Frequency}$$

I_{peak} is the saturation current of the P_{tree} and N_{tree} and is proportional to the size of the transistors.

We will ignore this contribution in this class.

System Power Consumption

$$\text{System } P_d = \text{Static} + \text{Dynamic}$$


Static = proportional to number of transistors in system (will be a constant)

Dynamic = Capacitance switched at clock frequency (clock net, FF clock loads) +

Capacitance switched at compute rates
(combinational gates)

Not all combinational gates switch with each calculation. Their toggle rates are typically anywhere from 5% to 15% of the clock frequency. Logic synthesis techniques can be used to reduce the toggle rate of a system.

Power Characterization



Change inputs at a known frequency with typical input sequence.
Measure Supply current. System Capacitance is:


$$\begin{aligned} P_d &= V_{dd} \cdot I_{ss} \\ V_{dd} \cdot I_{ss} &= V_{dd}^2 \cdot C_{sys} \cdot Freq \\ C_{sys} &= I_{ss} / (V_{dd} \cdot Freq) \end{aligned}$$

System Capacitance for high performance microprocessors a few nano-Farads.

BR 9/00

31

Gate Power Characterization



May have output of gate loaded by a typical FO4 load.

Measure I_{ss} for just the gate, compute effective switched capacitance of gate. Usually in the 10's to low 100's of femto-farads.

BR 9/00

32

CMOS Technology Scaling

- See page 146-149 of Rabaey text
- Full Scaling – V_{dd} scaled by S , Dimensions by S
- General Scaling - V_{dd} scaled by U , Dimensions by S
- Fixed-Voltage Scaling - only Dimensions by S
- Overall Capacitance scales by $1/S$, all scaling models
- Delay by $1/S$ (short channel devices, all scaling models)