Event Driven Simulation

- A VHDL Simulator is an event-driven simulator
- Events occur on signals
- An *event* is a change in signal value at a particular time.
- The *time queue* is an ordered list of signal assignments for all signals in the simulator
- Signal assignments are ordered in ascending order (increasing time) on the time queue
- If a signal assignment causes a change in signal value, this is an event
 - Executing an event triggers a process which may generate more signal assignments to be placed on the time queue.

1

3



Review: Concurrent vs. Sequential statements Recall the VHDL statements are divided into two classes 'concurrent' statements and 'sequential' statements. Examples of concurrent statements: y <= A when (S = '1') else B;

s <= A after 10 ns;

Concurrent statements execute whenever events on signals used by the concurrent statements trigger them.

BR 6/01

Processes

- A 'process' is a concurrent statement. Sequential statements can only be used within a process.
 - Statements are executed 'sequentially' within a process until the process is suspended either via a 'wait' statement or until there are no more statements to be executed.
- An example of a sequential statement in a process is:

BR 6/01

if (clk'event and clk = '1') then

 $y \le A$ when (S = '1') else B;

end if;

Process Triggering A process can be triggered by resumption after a wait statement

or by an event on a signal in its sensitivity list:

begin	process executed when an event occurs on any signal in this list
end process; process begin	Process with no sensitivity list will always be triggered initially at time 0.
Wait for 10 ns;	_ Suspend for 10 ns
Wait; ←	Suspend forever
ena process,	BR 6/01 5

Some Rules for Processes If a process has a sensitivity list, then it cannot contain a 'wait' statement. A process with a sensitivity list is always triggered at time 0 because all signals always have an initial event placed on them at time 0. A process without a sensitivity list is always triggered at time 0 initially.

If a process without a sensitivity list 'falls out the bottom' then it immediately loops back to the top until it hits a wait statement.

BR 6/01

4





A common problem is to not include a needed signal on a sensitivity list:

process (A, S) begin if (S = '1') then Y <= A; else Y <= B; end process;

This is implementing a 2/1 mux. Signal 'B' has been left off the sensitivity list by mistake – if 'S=0' and a change occurs on 'B', this change will not be propagated to the Y output! This can be hard to debug – be careful with sensitivity lists!





A Delta-Time Infinite Loop

The following process will cause the *modelsim* simulator to exceed its delta time iteration limit

Signal 'A' changes value for each signal assignment. This causes the process to be triggered again. Time advances by 1 delta each time the process is triggered and the simulator will halt after the iteration limit is reached.

BR 6/01

11

Signal Assignment Rules

A signal assignment within a process will add an ordered pair to the time queue. There may already be assignments to this signal on the time queue.

1. If the new assignment time is AFTER the other assignment times, then the new assignment pair is added to the end of the list.

2. Any ordered pairs for this signal on the assignment list that have times LATER than the new assignment are removed from the time queue.

A signal assignment pair can only be executed by the simulator after the process suspends.

BR 6/01



Example 2		
<pre>pb:process begin Because '1' assignment happens in TIME before 'Z' assignment, then 'Z' assignment is cancelled tb <= transport 'Z' after 4 ns; tb <= transport '1' after 3 ns; wait; end process pb;</pre>	1.	
BR 6/01 14		





























