## Bilinear Filtering

Recall that the blend equation was:

$$
\text { Cnew }=\mathrm{Ca} * \mathrm{f}+\mathrm{Cb} *(1-\mathrm{f})
$$

Where $\mathrm{Ca}, \mathrm{Cb}$ were two 8 -bit colors, and Cnew was a blend of these two colors using the blend factor ' $f$ ' (a 9-bit value).

A similar operation is performed when a texture is mapped onto an object in 3D graphics, except that 2 blend factors and four colors are used:
$\mathrm{T}_{\text {new }}=(1-\mathrm{v}) *(1-\mathrm{u}) * \mathrm{~T}_{00}+(1-\mathrm{v}) * \mathrm{u}^{*} \mathrm{~T}_{01}+\mathrm{v}^{*}(1-\mathrm{u}) * \mathrm{~T}_{10}+\mathrm{u}^{*} \mathrm{v}^{*} \mathrm{~T}_{11}$
$\mathrm{T}_{00}, \mathrm{~T}_{01}, \mathrm{~T}_{01}, \mathrm{~T}_{11}$ are 8-bit color values as before, with two 9-bit factors $v, u$ used to determine $T_{\text {new }}$.

3/26/2002 BR

## Bilinear Filtering (cont)

We will use 9-bits to represent $u$, $v$ as with the blend equation in order to represent 1.0 accurately.

Sample calculations:

$$
\begin{aligned}
& \mathrm{u}=1.0, \mathrm{v}=1.0, \text { then Tnew }=\mathrm{T}_{11} \\
& \mathrm{u}=0.0, \mathrm{v}=1.0, \text { then Tnew }=\mathrm{T}_{10} \\
& \mathrm{u}=1.0, \mathrm{v}=0.0, \text { then Tnew }=\mathrm{T}_{01} \\
& \mathrm{u}=0.0, \mathrm{v}=0.0 \text {, then Tnew }=\mathrm{T}_{00} \\
& \mathrm{u}=0.5, \mathrm{v}=0.5 \text { then }
\end{aligned}
$$

$$
\text { Tnew }=0.25 * \mathrm{~T}_{00}+0.25 * \mathrm{~T}_{01}+0.25 * \mathrm{~T}_{10}+0.25 * \mathrm{~T}_{11}
$$

## bifilt Entity

entity bifilt is
port ( clk, reset: std_logic;
din: in std_logic_vector (8 downto 0);
coeff_rdy: out std_logic;
irdy: out std_logic;
ordy: out std_logic;
dout: out std_logic_vector (7 downto 0) );
end bifilt;
din-input bus for $u, v, T x x$ values
coeff_rdy asserted when input $\mathrm{u}, \mathrm{v}$ after synchronous reset.
irdy asserted when ready for input of successive Txx value - T00, T01, T01, T11 on successive clock cycles.
ordy asserted when dout has valid output value.
3/26/2002
bifilt_behv.vhd architecture - reset states

```
library ieee,dwdsp;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use dwdsp.dwdsp_arith_unsigned.all;
architecture behv of bifilt is
begin
    main:process
    variable u, v: std_logic_vector(8 downto 0);
    begin
        reset_loop: loop
        ordy <= '0'; «
        irdy <= '0';
        coeff_rdy <= '0';
        wait until clk'event and clk = '1';
        if (reset = '1') then exit reset_loop; end if;
```



```
        bifilt_behv.vhd architecture - sample_loop
11: loop -- sample loop
-- fill this in.
    end loop; -- L1
    end loop; -- reset_loop;
    end process;
```

Fill in the sample_loop. Must input $\mathrm{T} 00, \mathrm{~T} 01, \mathrm{~T} 10, \mathrm{~T} 11$ in successive super states (you can compute with a $T x x$ value in the same super state in which you input the value).
For non-pipelined implementation, irdy and ordy must be negated in the first super state, and asserted in the super state in which the output is ready.

For pipelined implementation, irdy, ordy are never negated after its initial assertion in the reset states (new Txx value input every clock, new Tnew value every 4 clocks)

3/26/2002
BR

## bifilt test.zip Archive

This expands to a bifilt_test/directory that provides a testbench for your bifilt implementations. Install this a modelsim library. Files are:
bifilt_behv.vhd -- behavioral model for bifilt implementation, will be used for Synthesis with Behavioral Compiler.
bifilt_mult1.vhd, bifilt_mult2.vhd, bifilt_pipe.vhd - replace these with 3 synthesized gate level implementations ( 1 multiplier, 2 multipliers, pipelined).
$t b . v h d-$ testbench for use with 'behv', 'mult1', 'mult2' implementations (provides configurations for each).
$t b$ pipe.vhd - testbench for use with 'pipe' implementation
bifilt_behv.log - log file that has golden output results - output files all implementations should match these outputs.

## dsp_dware.zip Archive

This archive unpacks to a $d s p \_d w a r e /$ directory (same as previous assignment). This only contains three files:
behv/bifilt.vhd -- edit the architecture to contain the architecture you created in bifilt_test/bifilt_behv.vhd. Synthesize the mult1 and mult2 implementations via this file.
bifilt_multl.script -- a dc_shell script that uses behv/bifilt.vhd to synthesize a minimum resource implementation using Behavioral compiler. Create new versions of this script (bifilt_mult2.script, bifilt_pipe.script) to synthesize two multiplier pipelined implementations.
behv/bifilt pipe.vhd -- replace this with the architecture that will be used for the pipelined implementation - the only difference is that irdy, ordy are never negated after its initial assertion (new Txx value input every clock, new Tnew value every 4 clocks)

3/26/2002 BR

## Procedure

- Complete the bifilt_test/bifilt_behv.vhd architecture and simulate in modelsim using the $c f g_{-} b e h v$ configuration provided in bifilt_test/tb.vhd
- The results must match the bifilt_test/bifilt_behv.log results
- Place the architecture from bifilt_test/bifilt_behv.vhd into the $d s p \_d w a r e / b e h v / b i f i l t . v h d$ file. Use $d c \_$shell and the dsp_dware/bifilt_mult1.vhd script to synthesize a gate level implementation
- Gate level implementation will be placed in the ./gate directory. Copy this to the bifilt_test directory and simulate using modelsim - verify that the output results match the bifilt_behv simulation results.


## Procedure (cont)

- Create a new version of the bifilt_mult1.script such that a two multiplier implementation is synthesized
- Call new script bifilt_mult2.script, write the gate level output to gate/bifilt_mult2.vhd.
- Synthesize using dc_shell; look at the report file and verify that two multipliers are used
- Copy the gate/bifilt_mult2.vhd file to the bifilt_test directory and simulate with modelsim - verify the output results match the bifilt_behv results.


## Procedure (cont)

- Create a new version of the bifilt mult1.script such that a pipelined implementation is synthesized that inputs a new $T x x$ value every clock with outputs produced every four clocks
- Call the new script bifilt_pipe.script, must read the file behv/bifilt pipe.vhd.
- Must create a new file called 'behv/bifilt_pipe.vhd' that is only a slight modification of the original 'behv/bifilt.vhd' - irdy is never negated after its assertion
- Use the configuration named cfg_pipe provided in bifilt test/tb pipe.vhd to verify that the output results match the bifilt_test/bifilt_behv results.


## Required Files for Submission

- All files placed in directory called sim7
- ./bifilt_mult2.script - script for synthesizing 2 multiplier implementation; must read file behv/bifilt.vhd and produce file gate/bifilt_mult2.vhd
- ./bifilt pipe.script - script for synthesizing pipelined implementation; must read file behv/bifilt_pipe.vhd and produce file gate/bifilt_pipe.vhd
- ./behv/bifilt.vhd - file read by bifilt_mult2.script
- ./behv/bifilt_pipe.vhd - file read by bifilt_pipe.script.


## Comments on Testbench (tb.vhd, tb_pipe.vhd)

- Testbench computes 8 Tnew values using 8 sets of Txx values read from a 32 -location memory ( $8 \times 4=32$ ).
- 6 different values of $u, v$ used for each set of 8 Tnew values
- $\mathrm{V}=1.0, \mathrm{u}=0.0$
- $\mathrm{V}=0.0, \mathrm{u}=1.0$
- $\mathrm{V}=0.0, \mathrm{u}=0.0$
- $\mathrm{V}=1.0, \mathrm{u}=1.0$
- $\mathrm{V}=0.5, \mathrm{u}=0.5$
$-\mathrm{V}=0.75, \mathrm{u}=0.25$
- For the last two cases, might get a different value in the LSB than my provided golden file depending on the order of the multiplications ( $1-\mathrm{v}|\mathrm{v} * 1-\mathrm{u}| \mathrm{u} *$ Txx )
- Difference is due to dropping the least significant 8 bits.

