## WARNING - UPDATED SLIDES

- These slides and associated ZIP archives have been updated since they were first posted.
- Copy your dware dsp_dware/DWDSP_mult_csa.vhd, dsp_test/blend8_rtl.vhd to another location.
- Remove your old dsp_dware, dsp_test directories, and unzip the updated archives.
- The slides have been updated to reflect the new package hierarchy
- Look at the end of the presentation for the step-by-step procedure - this has been updated as well.


## Synthetic Operator Mapping

How is ' + ' mapped to an implementation?
In ieee.std_logic_arith:

The function 'plus' determines the simulation functionality of ' + '

3/6/2002 BR

```
function "+"(L: UNSIGNED; R: SIGNED) return SIGNED is
    -- pragma label_applies_to plus
    -- synopsys subpgm_id 238
    constant length: INTEGER :=
            max(L'length + 1, R'length);
    begin
        return plus(CONV_SIGNED (L, length),
        CONV_SIGNED(R, length)); -- pragma label plus
    end;
function "+"(L: UNSIGNED; R: SIGNED) return SIGNED is
- pragma label_applies_to plus
constant le
\(\max \left(L^{\prime}\right.\) length +1 , R'length \() ;\)
begin
CONV_SIGNED (R, length)); -- pragma label plus
end;
```


## Synthetic Library -- DWSL.sl

A Synthetic library has a.$s l$ extension (.$s l d b$ is the compiled form. The file DWSL.sl was the synthetic library that was used in Synopsys tutorial. Synthetic libraries contain


$\}^{\text {direction }}$
pin (CO) \{ ${ }_{\text {direction }}$ : output ; bit_width : " 1 "
dir
pin (ov)
direction : output ; bit_width : "1" ;
$\underset{\text { 3/6/2002 }}{5}$

BR
pin (A) \{
direction : input ; bit_width : "width" ;
\}
pin (B) $\{$
direction : input ; bit_width : "width" ;
pin (CI) 1
direction : input ; bit_width : "1" ;

VHDL port definitions.

A module corresponds to a hardware implementation.
binding (b0) \{
bound_operator : "ADD_TC_OP" ;
pin_association(A) \{oper_pin : A ; \}
pin_association(B) \{ oper_pin : B ; \}
pin_association(CI) \{ value : "0" ; \}
pin_association(SUM) \{ oper_pin : z ; \}
\}
implementation (rpl) \{
technology : gcmos_unit.db;
\}
implementation (cla) \{
technology : gcmos_unit.db;
\}
implementation (csel) \{
technology : gcmos_unit.db;
\}
\}

## A binding

determines how
module pins map to operator pins.
-- both arrays must have range (msb downto 0 )
function plus (A, B: SIGNED) return SIGNED is variable carry: STD_ULOGIC;
variable BV, sum: SIGNED (A'left downto 0 );
-- pragma map_to_operator ADD_TC_OP
-- pragma type_function LEFT_SIGNED_ARG
-- pragma return_port_name $z$
begin
if (A(A'left) $=$ ' $X^{\prime}$ or $B\left(B^{\prime}\right.$ left $)=' X^{\prime}$ ) then sum := (others => 'X'); return (sum);
end if;
carry := '0';
BV := B;
for $i$ in 0 to A'left loop
(A(i) and BV(i)) or
(A(i) and carry) or
(carry and BV(i)); implementations.
end loop;
return sum;
end;
3/6/2002
BR

## Fixed Point Numbers

- The binary integer arithmetic you are used to is known by the more general term of Fixed Point arithmetic.
- Fixed Point means that we view the decimal point being in the same place for all numbers involved in the calculation.
- For integer interpretation, the decimal point is all the way to the right

$$
\begin{array}{rcl}
\text { \$C0 } \\
+ & \begin{array}{r}
192 .
\end{array} & \begin{array}{c}
\text { Unsigned integers, decimal point to } \\
\text { \$25 right. }
\end{array} \\
---------- & ---27 . &
\end{array}
$$

A common notation for fixed point is ' X . Y ', where X is the number of digits to the left of the decimal point, Y is the number of digits to the right of the decimal point.

## Fixed Point (cont).

- The decimal point can actually be located anywhere in the number -- to the right, somewhere in the middle, to the right
Addition of two 8 bit numbers; different interpretations of results based on location of decimal point

| \$11 | 17 | 4.25 | 0.07 |
| :---: | :---: | :---: | :---: |
| + \$1F | + 31 | + 7.75 | + 0.12 |
| -- |  | -- | --- |
| \$30 | 48 | 12.00 | 0.19 |
|  | xxxxxxxx. 0 decimal point to right. This is 8.0 notation. | xxxxxx.yy two binary fractional digits. This is 6.2 notation. | $0 . y y y y y y y y$ decimal point to left (all fractional digits). This is 0.8 notation. |
| 3/6/2002 |  | BR | 8 |

## Saturating Arithmetic

- Saturating arithmetic means that if an overflow occurs, the number is clamped to the maximum possible value.
- Gives a result that is closer to the correct value
- Used in DSP, Graphic applications.
- Requires extra hardware to be added to binary adder.
- Pentium MMX instructions have option for saturating arithmetic.


## Saturating Arithmetic

The MMX instructions perform SIMD operations between MMX registers on packed bytes, words, or dwords.

The arithmetic operations can made to operate in Saturation mode.

What saturation mode does is clip numbers to Maximum positive or maximum negative values during arithmetic.
In normal mode: $\quad \mathrm{FFh}+01 \mathrm{~h}=00 \mathrm{~h} \quad$ (unsigned overflow) In saturated, unsigned mode: $\mathrm{FFh}+01=\mathrm{FFh}$ (saturated to maximum value, closer to actual arithmetic value)

In normal mode: $7 \mathrm{fh}+01 \mathrm{~h}=80 \mathrm{~h}$ (signed overflow)
In saturated, signed mode: $7 \mathrm{fh}+01=7 \mathrm{fh}$ (saturated to max value)

> 3/6/2002

BR

## Saturating Adder: Unsigned and 2'Complement

- For an unsigned saturating adder, 8 bit:
- Perform binary addition
- If Carryout of MSB $=1$, then result should be a $\$$ FF.
- If Carryout of MSB $=0$, then result is binary addition result.
- For a 2's complement saturating adder, 8 bit:
- Perform binary addition
- If Overflow = 1, then:
- If one of the operands is negative, then result is $\$ 80$
- If one of the operands is positive, then result is $\$ 7 \mathrm{f}$
- If Overflow $=0$, then result is binary addition result.

Saturating Adder: Unsigned, 4 Bit example


3/6/2002
BR

## $d w d s p \_a r i t h . v h d$

Create a package that does saturating arithmetic, plus other functions for DSP. Create a Synthetic Library that maps the operators.


```
end dwdsp_arith;
```

'+'function in dwdsp_arith.vhd
function "+"(L: UNSIGNED; R: UNSIGNED) return UNSIGNED is -- pragma label_applies_to plus
constant length: INTEGER := max (L'length, R'length); begin
return unsigned_plus (CONV_UNSIGNED (L, length), CONV_UNSIGNED (R, length)); -- pragma label plus end;

Just a wrapper around the unsigned plus function maps ' + ' to unsigned plus.

## DWDSP_add.vhd - module for saturating addition

library ieee;
use ieee.std_logic_1164.all;
entity DWDSP_add is
generic(width : POSITIVE);
port(A, B : std_logic_vector(width-1 downto 0);
CI : std_logic;
SUM : out std_logic_vector (width-1 downto 0) );
end DWDSP_add;

Will create designware library called DWDSP and place modules in this library.

The synthetic library will be called $D W D S P$.sl.

## DWDSP_add_cla.vhd - CLA architecture for saturating addition

```
library IEEE, DW01,synopsys;
library IEEE, DW01,synopsys;
use DW01.DW01_components.all;
use synopsys.attributes.all;
architecture cla of DWDSP_add is 
    attribute implementation: STRING
    attribute implementation of U1 : label is "cla";
    signal tsum: std_logic_vector(width-1 downto 0);
    signal satval : std_logic_vector(width-1 downto 0);
    signal tco: std_logic;
begin
                                    Can use modules from other DW libraries!
    gin
        11: DW01 add generic map (width => width)
            port map (CI =>CI, A =>a, B=>b, SUM => tsum, co => tco);
    satval <= (others => '1');
    sum <= tsum when (tco = '0') else satval;
end cla;
```


## Example Fixed Point Application

Colors in Computer Graphics applications represented by Red, Green, Blue (RGB) components.

Each component (RGB) is 8 bits; hence the term 24 bit color.
As an 0.8 Fixed point number, colors range from:

$$
0.0=<\text { color }<1.0
$$

(dark colors) (light colors)

## Representing 1.0

When the multiplication $\mathrm{Ca} * \mathrm{~F}$ is performed, if $\mathrm{F}=1.0$ want the result to be exactly equal to the original value ' Ca '.

However, the closest we can get to 1.0 using 8 bits (assuming 0.8 fixed point notation) is $0.11111111_{2}=0.996_{10}$

## $0.996 \times \mathrm{Ca}$ is NOT EQUAL to Ca !

To solve this problem, we will use 9 bits to represent the ' $F$ ' value. The lower 8 bits will be the fractional representation of F. If $\mathrm{F}=1.0$, then the MSB of F is equal to a ' 1 ', and the other bits are a don't care.

When multiplying Ca * F , will use the lower 8 bits of F for the multiply. If the MSB of $F=' 1$ ', then ignore output of multiplier and use ' Ca '.

BR

## Blend Operation

A blend operation takes two colors and blends them together to form a new color. The Blend Factor (F) controls how much each color contributes

$$
\text { Cnew }=\mathrm{Ca} * \mathrm{~F}+(1-\mathrm{F}) \mathrm{Cb}
$$

If F is 0.5 then the new color is an equal blend of $\mathrm{Ca}, \mathrm{Cb}$.
If F is 0.0 , then new color is simply Cb .
If F is 1.0 , then new color is simply Ca .

$$
\text { If } \mathrm{F}=1.0 \text {, then } \mathrm{F}={ }^{\prime} 1 \mathrm{xxxxxxxx}^{\prime}\left(\mathrm{MSB} \text { of } \mathrm{F}={ }^{\prime} 1 \text { ' }\right)
$$

Note that when $\mathrm{F}=1.0$, the 16 bit result is the original CA value with the least significant 8 bits padded with ' 0 ' $s$. In a datapath, cannot keep expanding data width, so will typically drop the 8 least signficant bits of the product.

| dwdsp_mult.vhd |  |  |
| :---: | :---: | :---: |
| library IEEE; <br> use IEEE.std_logic_1164.all; Module for implementing A*F. |  |  |
| ```entity DWDSP_mult is generic(width : POSITIVE); port (A : std_logic_vector(width-1 downto 0); F : std_logic_vector(width downto 0); P : out std_logic_vector((2*width)-1 downto 0) end DWDSP_mult;``` |  |  |
| Note that F is the $2^{\text {nd }}$ operand, so it will be the righthand operand in ' $L * R$ '. <br> Note that F is always 1 bit wider than ' A ', returned product is $2 *$ width of A. |  |  |
|  |  |  |
| 3/6/2002 | BR | 24 |

$$
d w d s p_{-} m u l t \_c s a . v h d
$$

You will need to fill this out. Use the multiplier from the DW02 designware library, and use the 'csa' architecture (CSA = carry save array). See the DWSL_add_cla.vhd file for structure hints.

## library IEEE;

use IEEE.std_logic_1164.all;
entity Dwo2_mult is
generic ( A_width: NATURAL; -- multiplier wordlength
ort (A -- multiplicand wordlength
port (A : in std_logic_vector(A_width-1 downto 0);
B : in std_logic_vector (B_width-1 downto 0);
TC : in std_logic; -- signed $->$ ' 1 ', unsigned $->$ ' 0 '
PRODUCT : out
std_logic_vector(A_width+B_width-1 downto 0));
end DWO2_mult;
Set TC='0' since we want an unsigned multiplier.

## DWDSP.sl Synthetic Library

I have already created the DWDSP.sl Synthetic library for you. You do not need to modify this file.

It contains two operators - '+' and '*'.
The '+' is mapped to the DWDSP_add.vhd module that implements saturating addtion.

The '*' is mapped to the DWDSP_mult.vhd module - you will need to complete the $D W D S P_{-}$mult_cla.vhd architecture.

## $d w d s p$ _arith_unsigned.vhd

This package provides a wrapper around '+', and maps the '*' to the dspmult function from $d w d s p \_$arith. Both functions accept std_logic_vector values and convert them to the unsigned type.
This package also defines the oneminus function (discussed later)
library ieee,dwdsp, synopsys;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use synopsys.attributes.all;
use dwdsp.dwdsp_arith.all;
package dwdsp_arith_unsigned is
function "+" (L: STD_LOGIC_VECTOR; R: STD_LOGIC_VECTOR)
return STD_LOGIC_VECTOR;
function "*" (L: STD_LOGIC_VECTOR; R: STD_LOGIC_VECTOR)
return STD_LOGIC_VECTOR;
function oneminus (L: STD_LOGIC_VECTOR) return
STD_LOGIC_VECTOR;
end dwdsp_arith_unsigned; BR

## ‘+' in dwdsp_arith_unsigned.vhd

function "+"(L: STD_LOGIC_VECTOR; R: STD_LOGIC_VECTOR) return STD_LOGIC_VECTOR is
constant length: INTEGER := maximum(L'length, R'length);
variable result : STD_LOGIC_VECTOR (length-1 downto 0);
constant ro : resource := 0 ;
attribute map_to_module of r0: constant is "DWDSP_add";
attribute implementation of $r 0$ : constant is "cla";
attribute ops of rO : constant is "a0";
begin
result := UNSIGNED (L) + UNSIGNED (R); -- pragma label a0
return std_logic_vector(result);
end;
This function converts std_logic_vector operands to unsigned, then uses the ' + ' operator from dsp_arith.
It also forces the mapping of ' + ' to the $D W D S P$ _ $a d d$ module with architecture 'cla'.

## Mapping ' + ' to DWDSP_add

- Forcing the mapping of ' + ' of DWDSP_add, architecture 'cla' within dsp_arith_unsigned is sub-optimal
- Ideally, would like to do this from a dc_shell script
- The default is to map '+', '*' to the operators defined in the standard synthetic library (standard.sldb), which maps these to DW01_add, DW02_mult respectively.
- Unfortuntely, I have been unable to figure out the correct
magic to add to the $d c$ shell scripts to force use of
DWDSP_add, $D W D S \bar{P}_{-}$mult
- dc_shell stubbornly selects normal DW01_add, DW02_mult mappings no matter what I try.
- We will live with this solution for now, but there is probably a better way.
- Your RTL and behavioral code should use the
dwdsp_arith_unsigned package, and use the ' + ', '*' operators for addition, multiplication.


## '*' in dwdsp_arith_unsigned.vhd

function "*"(L: STD_LOGIC_VECTOR; R: STD_LOGIC_VECTOR) return STD_LOGIC_VECTOR is
variable result : unsigned ( $(2 *$ L'length $)-1$ downto 0$)$; variable a : unsigned((L'length-1) downto 0 );
variable $b$ : unsigned((R'length -1 ) downto 0 );
variable $b$ : unsigned ( $R$, $=0$;
constant $r 1$ : resource $:=0$
attribute map_to_module of $r 1$ : constant is "DWDSP_mult"
attribute map_to_module of $r 1$ : constant is "DWDSP
attribute implementation of $r 1$ : consta
attrib
begin
a := unsigned(L);
$\mathrm{b}:=$ unsigned (R);
result $:=$ dspmult ( $a, b$ ); -- pragma label al return st ${ }^{\text {Td_logic_vector (result) ; }}$
end;
$d s p m u l t$ function from $d s p$ arith package.

## What about " $1-\mathrm{F}$ "?

For speed purposes, will represent 1-F as simply the one's complement of ' $F$ '. This will be inaccurate by 1 LSB , but is fast.

Need to consider cases of $1.0,0.0$, and default.
-- F = 1.0
if $\left(\mathrm{F}(\mathrm{msb})={ }^{\prime} 1\right.$ ') then $\mathrm{F}_{-}$minus $=0$;
Else If $(\mathrm{F}=0)$ then $\mathrm{F}_{\mathrm{C}}$ minus $=" 10000 \ldots 0$ ";
Else F_minus(msb) $=0$
F_minus(msb-1 downto 0$)=\mathrm{F}$ (msb-1 downto 0 );
Do not need to define a synthetic module for this because of the simplicity of the operation - normal logic synthesis via a VHDL function will be sufficient.


| ```blend8_rtl.vhd Use library }dwdsp, package dwdsp_arith_unsigned. library ieee,dwdsp; use ieee.std_logic_1164.all; use dwdsp.dwdsp_arith_unsigned.all; architecture rtl of blend8 is --- empty architecture - fill this out end rtl;``` |  |
| :---: | :---: |
|  |  |
| 3/6/2002 BR | 35 |

## dsp_test.zip Archive

- Unpacks four VHDL source directories. Install these under vhdl_course/src. Makefiles for each are in their respective $\bar{d}$ irectories.
- synopsys/ -- install as Modelsim library, compile this first. This is used by 'dwdsp_arith_unsigned' package.
- dwdsp/ -- install as Modelsim library, compile this second.
- gcmos/ -- update to gcmos library (fixed a problem with 'dfr') compile this third.
- dsp_test/ -- install as Modelsim library. Provides a testbench for your blend implementation.
- Once synopsys, $d w d s p$, gcmos libraries are compiled, will not need to compile these again.


## $d s p \_t e s t$ Library

Files are:
dsp_test/Makefile.dsp_test --- makefile
dsp_test/blend8.vhd --- blend8 entity
dsp_test/blend8_rtl.vhd -- empty architecture - fill this out, use for synthesis
dsp_test/blend8_gate.vhd -- empty architecture, replace this with synthesized gate level architecture
dsp_test/dsp_tbblend.vdh --- test bench, contains
configurations for rtl, gate architectures
dsp_test/tbblend_gold.log -- log file of golden simulation (gate and rtl architecture simulations should match)

## Steps to Complete this Assignment

- Complete the $d s p_{-}$test/blend8_rtl.vhd architecture to implement the blend8 datapath and match the golden output file
- Uses '*', '+', oneminus functions from dsp_arith_unsigned package.
- Edit the $d s p$ dware $/ \mathrm{rtl} / \mathrm{blend} 8 . v h d$ file and place the 'rtl' architecture from $d s p$ _test/blend8_rtl.vhd in here.
- Complete the DWDSP_mult_csa.vhd file to implement the '*' function as discussed
- Use 'dc_shell -f compile_dwdsp_lib.script' to compile
- Synthesize a gate level architecture
- Use 'dc_shell -f blend8.vhd' - will produce gate/blend8_gate.vhd
- Copy 'gate/blend8_gate.vhd' to dsp_test/blend8_gate.vhd, compile in Modelsim, and see if results of gate level configuration simulation matches the RTL simulation.


## dsp_dware.zip Archive

Will expand to dsp_dware directory - should be placed under vhdl_course/synopsys. This is the directory that should be used for Synopsys synthesis. Important files are (not all listed):

DWDSP_mult_csa.vhd - architecture for '*' implementation
compile_dwdsp_lib.script - dc_shell script for compiling
DWDSP modules, use this after any changes to DWDSP* files.
$r t l / b l e n d 8 . v h d$-- place both blend8 entity and RTL architecture in here for synthesis.
blend8.script - dc_shell script for synthesizing 'rtl/blend8.vhd' using the DWDSP synthetic library. Output file will be 'gate/blend8_gate.vhd'.

3/6/2002
BR

## blend8.rpt File

After synthesizing your design using dc_shell and the blend8.script file, look inside the blend8.rpt file.
The implementation section should show $d w d s p \_m u l t, d w d s p \_a d d$ operators being used.

Implementation Report

| I | 1 | \| Current | \| Set |
| :---: | :---: | :---: | :---: |
| \| Cell | \| Module | \| Implementation | \| Implementation |
| \| add_47/a0/plus | \| DWDSP_add | \| cla | \| cla |
| \| mul_44/a1 | \| DWDSP_mult | \| csa | \| csa |
| \| mul_45/al | \| DWDSP_mult | \| csa | \| csa |
| 3/6/2002 |  | BR | 40 |

