## Modeling Example: A PAL

- Goal is to model a standard PAL
- Both functionality and timing
- Will look at PAL1618 model, but approach is valid for any standard PAL
- Functionality is defined via a JEDEC file
- Timing is defined via datasheets
- This model was written by Vince Sanders, MSU.



## Comments on Sample PAL

- 11 inputs, 3 outputs
- Can implement three functions - functions can share inputs or not share inputs
- Each output implements a SOP equation with Four product terms.
- Each product term can include complemented or uncomplemented form of an input.





## JEDEC File Reader

- utilities directory has a JEDEC file reader package (jedec_reader)
- Independent of PAL type being modeled
- Approach is to read the JEDEC file and return a bit_vector of fuse values
- ' 0 ' means connected (fuse intact), ' 1 ' is disconnected (fuse blown)
- Handles the following record types
- 'L' - fuse list
- 'Q' - number of total fuses in device - needed to allocate fuse array
- 'F' - default fuse state, used to fill fuse array with default state
- 'C' - checksum record, reads this but does nothing with it.
- Other records ignored
- JEDEC reader returns a bit vector whose size is equal to the number of fuse locations
- This model uses the GENERATE statement in VHDL to create a model whose memory and runtime complexity is proportional to the number of fuses that are programmed
- Model will take less memory space and run faster if less of the device is actually programmed
- GENERATE statement allows processes/signals to be generated at model elaboration time
- somewhat similar to a macro capability in other languages


## Compilation/Elaboration/Execution

- Compilation converts VHDL text to simulator dependent object code
- Elaboration is what happens when the model is loaded into memory
- Initial processes/signal structures are created in memory
- GENERATE statements can be used to create signals and processes based upon parameters during elaboration.
- This is a very powerful language feature.
- Execution happens after elaboration, and is the simulation loop of scheduling events and executing processes.


## Product Term Modeling Approach <br> 

Use a resolved data type for product term (column signals are simply multiple drivers on the product term)


## Reading the JEDEC File

- Fuse Map read at ELABORATION time
- I.e., elaboration time is when processes/signals that represent the VHDL model are created in-memory
- This is needed because VHDL GENERATE statements that are used to dynamically create signals/processes use information from the fuse map.
- CANNOT read the fuse map at simulation time because this means the simulator has started and all processes/signals have already been created.
- Reading a file at elaboration time is difficult to debug because debugger is only available after elaboration time.


## Resolution Function for Product Term Types

--Resolve_AND (Internal)
FUNCTION Resolve_AND ( v : Std_Logic_Vector) RETURN Std_Logic IS
VARIABLE result : Ştd_Logic := '1';
BEGR
ORIIt:= RANGE LOO
result := result AND v(ii)
EXIT WHEN result $=0^{\prime}$,
EXIT WHEN result = ' 0 '
RETURN result;
END Resolve_AND;
Note early exit when function is zero.

SUBTYPE ResolvedAndSL IS Resolve_AND Std_Logic;
TYPE ResolvedAndSLLV IS ARRAY (Natural RANGE <>) OF ResolvedAndSL;
SIGNAL AndTermsResolved : ResolvedAndSLV(0 TO rows - 1) := (OTHERS => '1'); --And Terms Resolved

Note that this is a subtype of Std_logic, which is itself a resolved type!!!!!

## Product Term Connections

| Product Term Connections |  |
| :---: | :---: |
| ColumnConnect_i1to8Gen: --i(1 TO 8) |  |
| --And Plane |  |
| AndPlaneGen: |  |
| FOR row IN AndTermsResolved'RANGE GENERATE Reduces \# of signal |  |
| IF (RowAllConnected(row) GENERATE assignments, improvesAndTermsResolved(row) <= ' 0 '; 4 performance |  |
| END GENERATE RowAlll ConnectedGen; |  |
| RowNotAllConnectedGen: |  |
| IF (NOT RowAllConnected(row)) GENERATE |  |
| FOR col IN ci'RANGE GENERATE |  |
| ConnectGen: |  |
| IF (FuseMap(row * ci'LENGTH + col) = connected) GENERATE <br> AndTermsResolved(row) <= ci(col); $\longleftarrow$ Only generated |  |
| END GENERATE ConnectGen; $\longleftarrow$ Only generated if fuse |  |
| END GENERATE ColumnGen; $\quad$ map location = '0'!! |  |
| END GENERATE RowNotAllConnectedGen; |  |
| END GENERATE AndPlaneGen; <br> 1/27/2003 BR | 23 |

## Connecting Inputs to Column Signals

ColumnConnect_i1to8Gen: --i(1 TO 8)
FOR ii IN 1 TO 8 GENERATE
$\mathrm{ci}\left((\mathrm{ii}-1)^{*} 4\right) \quad<=$ TRANSPORT To_UX01(i(iii) $)$ AFTER WD_i(ii)
$\mathrm{ci}\left((\mathrm{ii}-1)^{\star} 4+1\right)<=$ TRANSPORT NOT(í(ii)) AFTER WD_i(ii);
END GENERATE ColumnConnect_i1to8Gen

- Input signals are array $i(1$ to 8$)$
- column signals are ci(0 to num_columns -1)
- Each input connected to a pair of column signals (2 $2^{\text {nd }}$ connection is a complemented version of the input
- $w d_{-} i$ are wire delay generics that are defined on the entity
- The GENERATE statement causes these signal assignments to be expanded at elaboration time


## RowAllConnected Function

Recall that if all column inputs are connected to a product term, then product term output is ' 0 '. Can reduce model complexity (memory and execution time) if detect this case.
--RowAllConnected (Internal)
FUNCTION RowAllConnected (row : Natural) RETURN Boolean IS
BEGIN
RETURN NOT To_Boolean(Reduce_OR(

END RowAllConnected;

Reduce_OR function defined in VHDL for bit_vectors returns a ' 1 ' if any bit in bit vector is a ' 1 ', else returns ' 0 '.

## Model Complexity

- Model complexity is proportional to memory required and execution time
- The number of signals, signal assignments, and processes in a model impacts complexity
- More signals and signal assignments means more events means more execution effort required
- More signals means more memory needed to track waveform history
- Use of GENERATE statements only creates the required signal assignments for the product terms based upon the fuse map contents

TriStates_1to6Gen:
FOR ii IN 1 TO 6 GENERATE
PROCESS (OrTerms(ii), AndTerms(ii*8))
ALIAS i : Std_Logic IS OrTerms(ii);
ALIAS oe : Std_Logic IS AndTerms(ii*8);
ALIAS LD 0: Time IS LD io(8-ii),
BEGIN
CASE oe IS
WHEN '0' => --TriStated Output
IF (oe'EVENT) THEN
$0<=$ TRANSPORT 'X' AFTER 0 NS,
END IF. 'Z' AFTER (t.ter + LD_o);
WHEN '1' => --Output Enabled (NOTE INVERTED)
(o< TRANSPORT'
$0<=$ TRANSPORT 'X' AFTER 0 NS,
NOT i AFTER (t.tea + LD_o)
IF ( (t.tpd + LD_o) < (t.tea + LD_o - oe'LAST_EVENT) ) THEN $0<=$ TRANSPORT NOT i AFTER (t.tea + LD_o - oe'LAST_EVENT); ELSE
$0<=$ TRANSPORT NOT i AFTER (t.tpd + LD_o);
END IF.
END IF; END IF;
WHEN OTHERS $=>\quad 0<=$ TRANSPORT oe AFTER tpdX;
END CASE;
END GENERATE TriStates_1to6Gen;

## OR Terms



