Verilog

- See EE 8999 page for Verilog links.
 - Verilog compile command under Model tech is 'vlog' on NT, on Unix it is "qvlcom"
- See ~reese/verilog_train for many Verilog examples
- Book "Verilog QuickStart" from Kluwer Academic publishers is a good book, but expensive.

6/27/01

Proc	ess Block	
VIII	process (siga, sigb) begin	
	end;	
Veri	log: always @ (siga or sigb) begin	
	end	
Cond	current signal assignment: c <= a and b (VHDL) assign c = a & b ;	

Signal Delays	·
a <= transport b after 1 ns; (VHDL)	
#1 assign a = b; (Verilog)	
'a' output is delayed by 1 time unit	
The ' $\#$ ' operator is the delay operator. $\#N$ will N simulation units. Delays can assigned to both i and outputs.	delay for inputs
#1 assign a = #1 b;	
'b' is delayed by 1 unit, then assigned to 'a', whic delayed by 1 time unit.	ch is then

Infinite Loop	
always	
begin	
c = a & b;	
end;	
Same as infinite process loop in VHDL.	
6/27/01	4



Verilog Data Types	
bit, can take on values of '1', '0', 'x', 'z'	
integer : 32 bits	
integer a,b;	
reg (register, holds unsigned integers N bits wide)	
reg x, y[7:0], $z[0:7]$;	
x is a 1 bit register, y,z are 8 bit registers. Most significant bit is always left most bit.	
real x, y;	
<i>time</i> t1, t2;	
Time value are 64 bits, units can be set on a per module basis.	
6/27/01	

Verilog Data Types (cont)module string!;
rg[8*13:1]s;
initial egi
\$ "Fello Verilog";
\$ display("The string %s is stored as %h", s, s);
end
endmodulestrings are stored in registers that hold 8 * the number of characters in the
string.

Register with Sync Clear

module reg16t(q, d, clk, clr_n); input [15:0] d; input clk, clr_n; output [15:0] q; reg [15:0] q; always @(posedge clk) if(clr_n) q = #1 d; else #1 q = 0; endmodule

Verilog Primitives Gates and, nand, or, nor, xor, xnor Buffers buf, not, pulldown, pullup, bufif0, notif0, bufif1, notif1 Transistors nmos,pmos,cmos, (unidirectional switches) rnmos,rpmos, rcmos (strength reduction of unidirectional switches) tran,rtran, tranif0,rtranif0, tranif1, rtranif1 (bidirectional switches with their strength reduction equivalents)

Structural Model module mux(OUT, A, B, SEL); output OUT; input A, B, SEL; primitive name	
not I5 (sel n, SEL); instance name	
and I6 (sel_a, A, SEL); output and I7 (sel_b; sel_n, B);	
or I4 (OUT, sel_a, sel_b);	
endmodule	
6/27/01	10





Т	wo	Muxes				
mc ou in in	dule tput put put S	mux2(OUT [1:0] OU [1:0] A,B SEL;	, A, B T; ;	, SEL)	;	
mu mu	x hi x lo	(OUT[1], (OUT[0],	A[1], A[0],	B[1], B[0],	SEL); SEL);	
en	.dmodı	ıle				
6/27/0	1					12

Memory Issues in Graphics Hardware







5

6/27/01

Time Units specified in Module

1

User Defined Primitives (UDP) Use ruthables to describe module behavior. Below is a UNU description primitive pmux(y, sel, a, b); output y; input sel, a, b; input sel, a, b; i 0 0 ? : 0; 0 1 ? : 1; i 2 0 0 ?; i 1 : 1; endtable endprimitive UDP table symbols: '1', '0', 'x' (unknown), '?' (matches 0, 1, x) f as to f inputs is not covered by a line in the table, output is unknown.

UDP for D Flip-Flop
<pre>primitive dff(q,clk,d);</pre>
output q;
reg q;
input clk, d;
table
// c d : q : q+
r 0 : ? : 0;
r 1 : ? : 1;
f ? : ? : -; // no change on falling clock
? * : ? : -; // no change on steady clock
endtable
endprimitive
Sequential UDP table symbols: 'r' (rising), 'f' (falling),
'*' (any change), '-' (output remains unchanged).
6/27/01

Memory Issues in Graphics Hardware

UDP misc

- Only 1 output allowed, max of 10 inputs
- Cannot use 'z' in input table
- UDP instances just like module instance declarations
 - output must come first followed by input names
- In a sequential UDP, all transitions that do not affect the output must be specified, or output goes to 'x'
 - Input transitions and their effect on the output must be fully specified

6/27/01

TestBench module test_adder; reg [7:0] a,b; reg carry_in ; wire (7:0] sum; wire carry_out;	
<pre>adder8 dut(carry_out, sum, a,b, carry_in); // initial block always executed at time 0, only once initial begin a = 0; b = 0; carry_in = 0; # 100 if (sum !== 0) begin \$display("sum is wrong"); \$finish; // 'finish' causes simulator exit end</pre>	
<pre>a = 1; b = 0; carry_in = 0; # 100 if (sum !== 1) begin \$ \$display("sum is wrong"); \$finish; end \$finish</pre>	
end endmodule 6/27/01	21

Verilog Strengths

- Built in primitives for gate level, switch level modeling
 - UDPs nice, compact method for specifying custom gate behavior
 - Built-in strength system, multi-valued logic system
 - Delay system with rising/falling/turnoff with max/min/typical values
- Also has a defined interface for calling modules written in other programming languages such as 'C'
 - helps offset weakness in high level modeling

6/27/01

Verilog Weaknesses

Not well suited for complex, high level modeling
 No user defined type definition

- No concept of libraries, packages, configurations
- No 'generate' statement can't build parameterized structural models
- No complex types above a two-dimensional array

Bottom Line

- Usually a company is either all Verilog or all VHDL
 - Most VLSI companies (US) use Verilog
 - Texas Instruments, Intel use VHDL most European companies use VHDL
- Model Tech supports mixed Verilog/VHDL models
 - Would be nice to have low level blocks specified in Verilog, high level blocks in VHDL
- Extensions to both Verilog and VHDL for analog simulation (mixed signal) are in the works.

24