Syntax: delay_statement::== gate_name delay_exp gate_details delay_exp::== # delay_time
This type of delay is only associated with the primitive gates defined within Verilog.
and #(5) a1(out, in1, in2);