MP=1 ieee std_logic_1164
MP=2 work cl_types
NB=1
VN=7
OV=1
SF=cl_isa.vhd
SD=/export/home/codes2/tauro/thesis_96/FPGA_CL/cl_lib
DO=PACKAGE work cl_types 2
