VN=11
OV=1
SF=one_process_sentinel.vhd
SD=/export/home/codes2/tauro/thesis_96/FPGA_CL/cl_lib
DO=PACKAGE work cl_types 2
DO=PACKAGE work cl_isa 7
