MP=1 work cl_types
MP=2 ieee std_logic_1164
NB=1
VN=151
OV=1
SF=cl_dxpx.vhd
SD=/export/home/codes2/tauro/thesis_96/FPGA_CL
DO=PACKAGE ieee std_logic_1164 3
DO=PACKAGE work cl_types 122
