MP=1 ieee std_logic_1164
MP=2 work cl_types
VN=152
OV=1
SF=cl_isa.vhd
SD=/export/home/codes2/tauro/thesis_96/FPGA_CL
DO=PACKAGE work cl_types 122
DO=HEADER work cl_isa 152
