VN=153
OV=1
SF=bc_mult_proc.vhd
SD=/export/home/codes2/tauro/thesis_96/FPGA_CL
DO=PACKAGE ieee std_logic_1164 3
DO=PACKAGE work cl_types 122
DO=PACKAGE work cl_isa 152
DO=PACKAGE work cl_dxpx 151
