MP=1 ieee std_logic_1164
VN=122
OV=1
SF=types.vhd
SD=/export/home/codes2/tauro/thesis_96/FPGA_CL
DO=PACKAGE ieee std_logic_1164 3
