VN=5
OV=1
SF=package.vhd
SD=/export/home/codes2/tauro/thesis_96/FPGA_CL
