Table of Contents Previous page Next page Index

ModelSim Documentation Bookcase

Model Technology Inc.


Verilog-XL compatible compiler options

See vlog for a complete list of compiler options. The options described here are equivalent to Verilog-XL options. Many of these are provided to ease the porting of a design to ModelSim Verilog.

+define+<macro_name>[=<macro_text>]

This option allows you to define a macro from the command line that is equivalent to the following compiler directive:

`define <macro_name> <macro_text>

Multiple +define options are allowed on the command line. A command line macro overrides a macro of the same name defined with the `define compiler directive.

+incdir+<directory>

This option specifies which directories to search for files included with `include compiler directives. By default, the current directory is searched first and then the directories specified by the +incdir options in the order they appear on the command line. You may specify multiple +incdir options as well as multiple directories separated by "+" in a single +incdir option.

+delay_mode_distributed

This option disables path delays in favor of distributed delays. See Delay modes for details.

+delay_mode_path

This option sets distributed delays to zero in favor of path delays. See Delay modes for details.

+delay_mode_unit

This option sets path delays to zero and non-zero distributed delays to one time unit. See Delay modes for details.

+delay_mode_zero

This option sets path delays and distributed delays to zero. See Delay modes for details.

-f <filename>

This option reads more command line arguments from the specified text file. Nesting of -f options is allowed.

+mindelays

This option selects minimum delays from the "min:typ:max" expressions. If preferred, you can defer delay selection until simulation time by specifying the same option to the simulator.

+typdelays

This option selects typical delays from the "min:typ:max" expressions. If preferred, you can defer delay selection until simulation time by specifying the same option to the simulator.

+maxdelays

This option selects maximum delays from the "min:typ:max" expressions. If preferred, you can defer delay selection until simulation time by specifying the same option to the simulator.

+nowarn<mnemonic>

This option disables the class of warning messages specified by <mnemonic>. This option only disables warning messages accompanied by a mnemonic enclosed in square brackets. For example,

# WARNING: test.v(2): [TFMPC] - Too few port connections.

This warning message can be disabled with the +nowarnTFMPC option.

-u

This option treats all identifiers in the source code as all uppercase.


Model Technology Inc.
Model Technology Incorporated
Voice: (503) 641-1340
Fax: (503)526-5410
www.model.com
sales@model.com
Table of Contents Previous page Next page Index

ModelSim Documentation Bookcase