Lab > Altera Stratix PLL > Setting Clock Constraints