Precision Synthesis can use the SDC, or Synopsis Design Constraints format to define the clock signals along with generating a Xilinx NCF constraint file. This allows us to generate a timing report to trace the different timing schemes of the design signals.