Precision Synthesis can use the SDC format to define the clock signals along with generating a Xilinx NCF constraint file that allows us to generate a timing report. This allows us to trace the different timing schemes of the design signals.