Precision and Xilinx > Place and Route Encapsulation