


# Introducing the FPGA-Based Prototyping Methodology Manual (FPMM)



*Best Practices in Design-for-Prototyping*

# What's the News?

- Introducing the FPMM:  
*FPGA-Based Prototyping Methodology Manual*
- Launch of new online community for prototyping
- Concept
  - Introducing Design-for-Prototyping
  - Collaboration between Xilinx & Synopsys
  - Capturing more than a decade of best practices
  - Additional reviews and content contributions from prototyping experts at 20 companies



# About the Authors

## ***Authors***

Doug Amos & René Richter – Synopsys

Austin Lesea – Xilinx

## ***Contributors Include:***






Freescale Semiconductors, LSI,  
STMicroelectronics, Synopsys,  
Texas Instruments, Xilinx & others

***40 engineers in the review council***

*(Full list in acknowledgements pages)*



# Synopsys' History of Methodology Development


|          | RMM   | VMM   | LPMM   | VMM-LP  | FPMM  |
|----------|---|---|--|---|---|
| Subject  | Design Reuse  | Functional Verification with SystemVerilog  | Low Power SoC Design   | Functional Verification of Low Power Designs  | FPGA-Based Prototyping of SoC Design & Embedded Software                            |
|          |  |  |  |  |  |
| Partners | Mentor Graphics (Xilinx)  | ARM   | ARM  | ARM<br>Renesas  | Xilinx  |
| Release  | 1999-2002   | 2005  | 2007   | 2009  | 2011  |

# Why Prototype?

## System complexity & software

### Increasing SW Development Effort

Software and Hardware Development Cost Trends



Source: IBS, 2008



Software Content Dominates



**The need is critical!**

# Great Prototyping Technology is Available

- Large, high-performance FPGAs
  - Xilinx® Virtex®-6 LX760 is excellent for prototyping
  - Synopsys has designed LX760 into all new platforms
- Reliable commercial prototyping hardware platforms
- Powerful software tools
  - Partitioning with high-speed serial TDM interconnect
  - Incremental and parallel implementation
  - High debug visibility





# FPGA-based Prototyping Until Now

*“FPGAs provide a platform for SoC development and verification unlike any other, and their greatest value is in their unique ability to provide a fast and accurate model of the SoC in order to allow **pre-silicon validation of the embedded software.**”*

*“It is the hardware team’s solution to the software team’s problems”*

– Helena Krupnova, STMicroelectronics

| Advantages  | Disadvantages <i>until now</i>   |
|---|--|
| Find software bugs<br>Debug multicore designs<br>Real Time interfaces<br>Cycle-accurate<br>Real World Speed<br>Portable<br>Low-cost replication<br>Uses same RTL as SoC | FPGA expertise needed<br>Partition across multiple chips<br>Hard to achieve silicon speeds<br>Complicated debug<br>RTL must be available<br>RTL not optimized for FPGA<br>Considerable set-up time |

# How Can Things Be Improved?

## Design-for-Prototyping

### Procedural Guidelines

| Recommendation  | Comment   |
|---|---|
| Integrate RTL team and prototypers.                             | Have prototyping team be part of RTL design team, trained on same tools and if possible co-located.     |
| Prototypers work with software team.                            | The software engineers are most common end-users for working prototypes.                                |
| Have prototype progress included in verification plan.          | Branch RTL for prototype use only at pre-agreed milestones avoiding many incremental RTL dumps.         |
| Keep prototype-compatible simulation environment.               | At various points in the prototyping project it helps to compare results with original SoC simulations. |
| Clear documentation and combined revision control.              | Track software and RTL changes for prototyping together using same source control.                      |
| Adopt company-wide standard for hardware and add-ons.           | Common hardware approach avoids waste and encourages reuse.   |
| Include Design for Prototyping in company RTL coding standards. | Most RTL style changes which make prototyping easier are also good for SoC design in general.           |

### Technical Guidelines

| Recommendation                           | Comment/Detail  |
|--|---|
| <i>Avoid latches</i>                     | <i>Latch-based designs allow lower power SoC but are hard to time when mapped into FPGA.</i>  |
| <i>Avoid combinatorial loops</i>         | <i>Sometimes not seen in SoC RTL because of bottom-up design flow.</i>  |
| <i>Pre-empt RTL changes with 'define</i> | <i>'define and 'ifdef included in source style guide to include/remove prototyping changes. Use single define for all RTL changes. Used to isolate BIST, memory instantiations, etc.</i>                                    |
| <i>Low-impact source changes</i>         | <i>Always use wrappers and make changes inside those. Replace files, rather than edit them. Back-annotate changes to real source.</i>   |
| <i>Write pure RTL</i>                    | <i>Allow SoC tool flow to infer clock gating, insert test, apply low-power mitigation etc. avoid instantiating such measures directly into RTL source.</i>  |
| <i>Isolate RTL changes</i>               | <i>Make changes inside library elements (RAM, IO library etc.) rather than outside of them in the RTL structure. This improves portability, and places the prototyping code close to the original code it is replacing.</i> |
| <i>Reuse file-lists/scripts</i>          | <i>Common project make-files for SoC and FPGAs with macro-driven branching for different targets.</i>   |

*Design-for-Prototyping guidelines also help SoC design reuse*



# Procedural Improvements - Example

Table 22: Procedural recommendations in Design for Prototyping

| <b>Recommendation</b>   | <b>Comment</b>  |
|---|---|
| Integrate RTL team and prototypers.                             | Have prototyping team be part of RTL design team, trained on same tools and if possible co-located.     |
| Prototypers work with software team.                            | The software engineers are most common end-users for working prototypes.                                |
| Have prototype progress included in verification plan.          | Branch RTL for prototype use only at pre-agreed milestones avoiding many incremental RTL dumps.         |
| Keep prototype-compatible simulation environment.               | At various points in the prototyping project it helps to compare results with original SoC simulations. |
| Clear documentation and combined revision control.              | Track software and RTL changes for prototyping together using same source control.                      |
| Adopt company-wide standard for hardware and add-ons.           | Common hardware approach avoids waste and encourages reuse.   |
| Include Design for Prototyping in company RTL coding standards. | Most RTL style changes which make prototyping easier are also good for SoC design in general.           |

\* Excerpt from FPMM, Chapter 9

# Technical Improvements - Examples

| <i>Recommendation</i>                    | <i>Comment/Detail</i>   |  |
|--|---|--|
| <i>Avoid latches</i>                     | <i>Latch-based designs allow lower power SoC but are hard to time when mapped into FPGA.</i>  | <i>edge clocking and easily to FPGA.</i>               |
| <i>Avoid combinatorial loops</i>         | <i>Sometimes not seen in SoC RTL because of bottom-up design flow.</i>  | <i>very long chains of lowly in FPGA.</i>              |
| <i>Pre-empt RTL changes with `define</i> | <i>`define and `ifdef included in source style guide to include/remove prototyping changes. Use single define for all RTL changes. Used to isolate BIST, memory instantiations, etc.</i>                                    | <i>own block, preferably late replacement by</i>       |
| <i>Low-impact source changes</i>         | <i>Always use wrappers and make changes inside those. Replace files, rather than edit them. Back-annotate changes to real source.</i>   | <i>boundary. Helps avoid and reset after</i>           |
| <i>Write pure RTL</i>                    | <i>Allow SoC tool flow to infer clock gating, insert test, apply low-power mitigation etc. avoid instantiating such measures directly into RTL source.</i>  | <i>lex. If possible, clocking options for to this.</i> |
| <i>Isolate RTL changes</i>               | <i>Make changes inside library elements (RAM, IO library etc.) rather than outside of them in the RTL structure. This improves portability, and places the prototyping code close to the original code it is replacing.</i> | <i>old latency but constraints and increase</i>        |
| <i>Reuse file-lists/scripts</i>          | <i>Common project make-files for SoC and FPGAs with macro-driven branching for different targets.</i>   | <i>synchronizers.</i>                                  |
| <i>Memory compatibility</i>              | <i>For each new memory generated for SoC, generate FPGA-compatible version. This could be alongside and options controlled with `define.</i>  | <i>and curious design for late design fix.</i>         |
| <i>PHY compatibility</i>                 | <i>PHY blocks in SoC will need modeling in FPGA, or in off-chip test chip, if available. Keep this in mind when choosing PHY components for the SoC.</i>  | <i>avior can be checked level testbench useful</i>     |
| <i>Design synchronously</i>              | <i>Avoid asynchronous loops, double-edge clocking and other structures which do not map easily to FPGA.</i>   | <i>at different rates. n slower running ed.</i>        |
|  |   | <i>ynchronous, globally prototyping.</i>               |

*PHY compatibility*

*PHY blocks in SoC will need modeling in FPGA, or in off-chip test chip, if available. Keep this in mind when SoC.*

*edge clocking and easily to FPGA.*

*very long chains of lowly in FPGA.*

*own block, preferably late replacement by*

*boundary. Helps avoid and reset after*

*lex. If possible, clocking options for to this.*

*old latency but constraints and increase*

*synchronizers.*

*and curious design for late design fix.*

*avior can be checked level testbench useful*

*at different rates. n slower running ed.*

*ynchronous, globally prototyping.*

\* Excerpt from FPMM, Chapter 9


# Technical Improvements

| <i>Recommendation</i>                    | <i>Comment/Detail</i>  |
|--|--|
| <i>Avoid latches</i>                     | <i>Latch-based designs allow lower power SoC but are hard to time when mapped into FPGA.</i>   |
| <i>Avoid combinatorial loops</i>         | <i>Sometimes not seen in SoC RTL because of bottom-up design flow.</i>   |
| <i>Pre-empt RTL changes with `define</i> | <i>`define and `ifdef included in source files to include/remove prototyping changes for all RTL changes. Used to isolate instantiations, etc.</i>                             |
| <i>Low-impact source changes</i>         | <i>Always use wrappers and makefiles. Replace files, rather than edit them. Avoid changes to real source.</i>  |
| <i>Write pure RTL</i>                    | <i>Allow SoC tool flow to infer clocking and apply low-power mitigation etc. Do not push measures directly into RTL source.</i>  |
| <i>Isolate RTL changes</i>               | <i>Make changes inside library elements (e.g. macros etc.) rather than outside of them. This improves portability, and makes it easier to code close to the original code.</i> |
| <i>Reuse file-lists/scripts</i>          | <i>Common project make-files for different targets. Macro-driven branching for different configurations.</i>   |
| <i>Memory compatibility</i>              | <i>For each new memory generation, generate an FPGA-compatible version. This version is used for prototyping. Options controlled with `define.</i>                             |
| <i>PHY compatibility</i>                 | <i>PHY blocks in SoC will need modeling in FPGA, or in off-chip test chip, if available. Keep this in mind when choosing PHY components for the SoC.</i>                       |
| <i>Design synchronously</i>              | <i>Avoid asynchronous loops, double-edge clocking and other structures which do not map easily to FPGA.</i>  |

Synopsys Reuse Methodology (RMM) has become foundation of IP design and reuse. Design-for-Prototyping aims to do the same for FPGA-based Prototyping


\* Excerpt from FPMM, Chapter 9

# The Effect of Design-for-Prototyping




**Prototyping is most useful pre-silicon**

# The Effect of Design-for-Prototyping



**Earlier prototype saves time & improves quality**

# A Typical Example from the FPMM



## Design Project

- Freescale Semiconductor
- Cellular communications chip
- RF, ARM® CPU, StarCore® DSP, Digital logic

## Prototype was used for

- 3G Protocol testing
- System integration testing
- Driver development
- Early application software porting

## Challenges

- Short Product life-cycles
- Long test runtimes (weeks on an emulator)

## Techniques used


- Used techniques described in FPMM
- Partitioned by Certify onto HAPS-54 board
- Four Xilinx Virtex-5 devices

## Results

- Protocol tests runtime reduced to 1 day



# Project Results



- Completed protocol testing
- Accelerated project schedule
- Got HW, SW and systems engineers working together earlier

*“the prototype proved its worth many times over”*

*“most important was the immeasurable human benefit of getting engineers involved earlier in the project schedule, and having all teams from design to software to validation to applications very familiar with the product six months before silicon even arrived”*

- Scott Constable  
Freescale Semiconductor Corp.  
Austin, TX

# Endorsements

*“The FPMM is a great place to start, for management and engineers alike.*

*I wish we’d had this when we started.”*

– Brian Nowak, LSI, Inc.



*“I recommend the FPMM to anybody considering prototyping as a validation vehicle for developing silicon products.”*

– Fernando Martinez, NVIDIA Corp.

# The FPGA-Based Prototyping Methodology Manual

## *“Best Practices in Design-for-Prototyping”*

500 pages in 15 Chapters




|        |  |
|--------|--|
| 1      | Introduction: the challenge of system-level verification |
| 2      | What can FPGA-based prototyping do for us?               |
| 3      | FPGA technology today: Chips and tools                   |
| 4      | Getting started  |
| 5      | Which Platform? (1): build-your own                      |
| 6      | Which Platform? (2): ready-made                          |
| 7      | Getting the Design ready for the Prototype               |
| 8      | Partitioning and reconnecting                            |
| 9      | Design-for-Prototyping                                   |
| 10     | IP and high-speed interfaces                             |
| 11     | Bring-up and debug: the prototype in the lab             |
| 12     | Breaking out of the lab: the prototype in the field      |
| 13     | Prototyping + verification = the best of both worlds     |
| 14     | The future of prototyping                                |
| 15     | Conclusions  |
| Appx A | Worked example: Texas Instruments                        |
| Appx B | Economics of making prototyping boards                   |

# New Online Community for FPGA Prototyping

- The FPMM online web community
  - Starting the conversation between prototypers worldwide
  - The first go-to place for exchange of information and best practices
  - Driven by FPMM Review Council

- [www.synopsys.com/fpmm](http://www.synopsys.com/fpmm)

(Live on March 2, 2011)



# Summary

## FPGA-Based Prototyping Methodology Manual

*“Best Practices in Design-for-Prototyping”*

|                    |  |
|--------------------|--|
| Authors:           | Synopsys and Xilinx  |
| Other Contributors | STMicroelectronics, Texas Instruments, Freescale, LSI and others |
| Review Council     | Over 40 practitioners worldwide                                  |

Release date: March 2, 2011

Free eBook download ([www.synopsys.com/fpmm](http://www.synopsys.com/fpmm))

Printed book from retailers including Amazon.com

Online community launch date March 2, 2011



# Thank You for Your Interest

To learn more about other **Synopsys Press** methodology manuals and educational publications, visit [www.synopsys.com/synopsys\\_press](http://www.synopsys.com/synopsys_press)




## Technical Series



VMM For Low Power



Synopsys Journal



FPGA-Based Prototyping Methodology Manual



LPMM Chinese Edition  
LPMM, VMM-LP Japanese Editions

## Business Series



10 Commandments For Effective Standards