You have 50 minutes to complete this test. Good luck!

1. (15) Answer the following short questions.
   a. You are a middle-level manager. One of your employees has fully pipelined a flowgraph (down to 1 clock cycle per sample period). He tells you that it will take him three days to design the control unit for the flowgraph. What is wrong with that?

   b. Fill in the blanks:

   Pipelining increases ____________________________ but makes ____________________________ worse.

   c. Name two techniques that may let you reduce the critical path without increasing latency.
2. (30 points) Consider the equation below.

\[ Y = 0.5 \ Y_1 + 0.75 \ X - X_1 \]

a. Convert the equation to “shift–and–add” format.

b. Draw a flowgraph for it. Assume shifts are combinational. Don’t worry about minimizing anything!

c. What is the critical path? __________  The iteration loop critical path? __________

d. Assume that the number of clock cycles per sample period equals the critical path. Estimate the amount of resources needed based on the total number of shifts and adds that are performed and the number of clock cycles.

Number of Adders: __________  Number of Shifters: __________

e. Assign TASAP and TALAP pairs to the flowgraph. (Hint: You may want to redraw the graph below.)
f. Schedule the flowgraph. Do not worry about amount of resources (for example, number of registers).
3. (35 points) Consider the schedule below.

<table>
<thead>
<tr>
<th>CC</th>
<th>Adder</th>
<th>Shifter</th>
<th>A</th>
<th>B</th>
<th>C</th>
<th>D</th>
<th>E</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>A &gt;&gt; 2</td>
<td>Ld Shifter</td>
<td>/////</td>
<td>/////</td>
<td>Load X</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>D &gt;&gt; 1</td>
<td></td>
<td>/////</td>
<td>/////</td>
<td>/////</td>
<td>Ld. Shifter</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>A + E</td>
<td>C &gt;&gt; 3</td>
<td>Ld. Shifter</td>
<td>/////</td>
<td>Ld. Adder</td>
<td>/////</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>A + C</td>
<td></td>
<td></td>
<td></td>
<td>Ld. Adder</td>
<td>/////</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>B + C; output is Y</td>
<td>Ld. Adder</td>
<td>Load D</td>
<td>Load B</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

a. Use the schedule to reconstruct the original flowgraph.

b. Use the flowgraph to reconstruct the original equation.
c. Redraw the flowgraph to minimize the iteration loop critical path. For full credit, your flowgraph should have the minimum critical path that is achievable once the iteration loop critical path has been minimized. ONLY REDRAW the flowgraph; don’t pipeline it!
4. (20 points) Consider the diagrams and answer the questions below. Note that the flip flop is drawn “backwards”.

\[ X \rightarrow 2 \text{ ns} \rightarrow \text{N\_state} \rightarrow 7 \text{ ns} \rightarrow \text{L} \]

\[ \text{Clk} \rightarrow 3 \text{ ns} \rightarrow \text{P\_state} \rightarrow \text{DFF0} \rightarrow Q \rightarrow \text{D} \]

a. (10) What are the external setup and hold times for input X? Hint:
\[ \text{DIN} t_{SU} = \text{DFF} t_{SU} + \text{DIN} t_{PD} \text{ max} - \text{Clk} t_{PD} \text{ min} \]
\[ \text{DIN} t_{HD} = \text{DFF} t_{HD} - \text{DIN} t_{PD} \text{ min} + \text{Clk} t_{PD} \text{ max} \]

\( X \) to \( \text{DFF0} \):

Setup Time: \\
Hold Time: \\

b. (10) What is the delay from the clock to output L?

\[ \text{Delay from Clk to L: } \]

c. (10) What is the clock cycle time based on register–to–register delays?

\[ \text{Register–to–Register Clock Cycle Time: } \]