The Physical Reality

• So far, we have been viewing logic gates as paper/pencil abstractions
  – Does not do us much good in the real world.
• We need some method of physically implementing logic gates, and some way of representing digital quantities (1, 0) to these gates.
• There are many issues in the physical implementations of these logic functions
  – We can only look at a few of these issues, will try to cover the most important ones.

Representing ‘1’ and ‘0’

• In the electrical world, two ways of representing ‘0’ and ‘1’ are (these are not the only ways):
  – Presence or absence of electrical current
  – Different Voltage levels
• Different voltage levels are the most common
  – Usually 0v for logic ‘0’, some non-zero voltage for logic ‘1’ (i.e. > 3 volts)
• Can interface external sources to digital systems in many ways
  – Switches, buttons, other human controlled input devices
  – Transducers (change a physical quantity like temperature into a digital quantity).
Switch Inputs

High True switch

Vdd is power supply voltage, typically 5V or 3.3V

Gnd is 0 V

Switch open (negated), output is L

Switch closed (asserted), output is H

Voltage Logic Gates

A

B

Y = A + B

Need implementations of logic functions that can respond to changes in voltages on their inputs - voltage logic gates
What is inside of a voltage logic gate?

- Logic gates are made from transistors
  - TTL (Transistor-Transistor Logic) gates are made from Bipolar transistors
  - CMOS (Complementary Metal Oxide Semiconductor) logic gates are made from CMOS transistors
- One difference between CMOS and TTL gates is what voltage a ‘H’ is. For a power supply of 5V:
  - TTL: Minimum voltage for a ‘H’ is 2.4 V and input sinks (draws) current
  - CMOS: Minimum voltage for a ‘H’ is 3.2 V, input does not sink current.
  - Bipolar, CMOS transistors covered in Electronics I
  - Will get a brief introduction to CMOS transistors in this class.

---

CMOS Transistors (N-type)

N-type (NMOS) transistor - can think of it as a switch.

g: gate, d: drain, s: source

\[
g = H \quad d \quad s
\]

When \( g = H \), d is connected to s (current flows between s, d because switch is closed.

\[
g = L \quad d \quad s
\]

When \( g = L \), d is disconnected from s (current does not flow between s, d because switch is open.)
CMOS Transistors (P-type)

P-type (PMOS) transistor - can think of it as a switch.

\[ g: \text{gate}, \quad d: \text{drain}, \quad s: \text{source} \]

When \( g = L \), \( d \) is connected to \( s \) (current flows between \( s, d \) because switch is closed.)

When \( g = H \), \( d \) is disconnected from \( s \) (current does not flow between \( s, d \) because switch is open.)

Inverter gate - takes 2 Transistors

[Diagram of inverter gate]
Inverter Operation

PMOS is open (off)
A = H
Y = L

PMOS is closed (on)
A = L
Y = H

NMOS is Closed (on)

A Y
L H
H L

A Y

NAND gate - takes 4 Transistors

A B Y
L L H
L H H
H L H
H H L

Y

+5v

A B
PMOS
PMOS

B
NMOS
NMOS

BR 1/99

BR 1/99
NAND Gate operation

A=L B=L
nmos open
Y=H

A=L B=H
nmos closed
pmos open
Y=L

A=H B=L
nmos open
pmos closed
Y=H

A=H B=H
nmos closed
pmos open
Y=L

NAND Gate operation (continued)

A=L B=H
nmos open
pmos closed
Y=H

A=H B=L
nmos closed
pmos open
Y=L

A=H B=H
nmos closed
pmos open
Y=L
How do we make an AND gate?

The only way with CMOS transistors is to connect an inverter after a NAND gate.

\[
A \quad \text{4 transistors} \quad B \quad \text{2 transistors} \quad Y = AB
\]

Takes 6 transistors! In CMOS technology, NAND gates are preferable to AND gates because they take less transistors, are faster, and consume less power.

NOR gate - takes 4 Transistors

\[
A \quad \text{Y} = (A+B)' 
\]

\[
\begin{array}{ccc}
A & B & Y \\
L & L & H \\
L & H & L \\
H & L & L \\
H & H & L \\
\end{array}
\]
How do we make an OR gate?

The only way with CMOS transistors is to connect an inverter after a NAND gate.

\[
\begin{array}{c}
\text{A} \\
\text{B}
\end{array} \rightarrow \begin{array}{c}
\text{Y} = \text{AB}
\end{array}
\]

Takes 6 transistors! In CMOS technology, NOR gates are preferable to OR gates because they take less transistors, are faster, and consume less power.

Transistor Counts (CMOS)

<table>
<thead>
<tr>
<th>Gate Type</th>
<th>Transistor Count</th>
</tr>
</thead>
<tbody>
<tr>
<td>Inverter</td>
<td>2 transistors</td>
</tr>
<tr>
<td>Two input NAND</td>
<td>4 transistors</td>
</tr>
<tr>
<td>Two input AND</td>
<td>6 transistors</td>
</tr>
<tr>
<td>Two input NOR</td>
<td>4 transistors</td>
</tr>
<tr>
<td>Two input OR</td>
<td>6 transistors</td>
</tr>
<tr>
<td>Three input NAND</td>
<td>6 transistors</td>
</tr>
<tr>
<td>Three input AND</td>
<td>8 transistors</td>
</tr>
<tr>
<td>Three input NOR</td>
<td>6 transistors</td>
</tr>
<tr>
<td>Three input OR</td>
<td>8 transistors</td>
</tr>
</tbody>
</table>

NAND, NOR gates are better than AND, OR gates because they take less transistors.

NAND gates better than NOR gates because they are faster (we won’t discuss why, you will find out in Electronics I).
How are transistors fabricated?

- Transistors and interconnections between transistors can be created via depositions of different materials onto a silicon wafer
  - Wafers are 6”, 8” in diameter depending on fabrication line
- Each wafer is divided into rectangular areas; each rectangle is called a DIE (plural is DICE).
  - Number of dice on a wafer depends on size of a die; anywhere from a few hundred to a few thousand dice on a wafer
- Each die can contain between a few thousand to a several million transistors (depends on size of the die).
One Chip (a DIE)

Die size can be anywhere from several centimeters (cm.) on a side to only a few tenths of a cm.

Packages

A die is placed in a package, the package provides connections to the external world. The ‘die’ is actually encased in the package; what is seen, handled by a person is actually the package. Many different package types are available.
Printed Circuit Boards (PCBs)

Individual packages are then placed on a PCB; metal traces on and within the PCB provides interconnections between the packages.

Other Physical Quantities

- Delay (speed). Transistors take a finite amount of time to switch. This means that a change on the input of a gate takes a finite amount of time to cause a change on the output.
- This time is known as Propagation Delay
- Smaller transistors mean faster switching times. Semiconductor companies are continually finding new ways to make transistors smaller, which means transistors are faster, and more can fit on a die in the same area.
A timing diagram shows the signal state in a circuit over time. The vertical axis will be value (1 or 0), the horizontal axis is time.

Comments on Timing Diagram

- Will often use arrows from an input waveform to an output waveform to show what part of input waveform triggers a change on the output waveform.
- Time axis will often have no units, just want to show functionality of logic.
- Delay from an input change to an output change is **Propagation Delay**. Often a timing diagram will show a zero propagation delay even though actual prop delays will exist in the circuit.
- Signal edges are usually drawn vertically even though real signals have sloped edges (rise, fall times).
Propagation Delay (inverting)

\[ A \rightarrow Y \]

- Signal rise time
- Signal fall time

Propagation Delay (non-inverting)

\[ H \rightarrow Y \]

- Signal rise time
- Signal fall time
Propagation Delay Definitions

- **Tplh** -- time between a change in an input and a low to high change on the output. Measured from 50% point on input signal to 50% point on the output signal. The ‘lh’ part (low to high) refers to OUTPUT change, NOT input change.

- **Tphl** -- time between a change in an input and a high to low change on the output. Measured from 50% point on input signal to 50% point on the output signal. The ‘hl’ part (high to low) refers to OUTPUT change, NOT input change.

In this Class….

- Will usually assume that Tplh = Tphl, and that all gates have same propagation delay.
- Be aware that in real gates, this is NOT THE CASE.
- You will be expected to be able to draw a timing diagram for a combinational network of gates.
Time Units

1 s = 1 sec
1 ms = 1 millisecond = .001 sec = 1 x 10^{-3} s
1 us = 1 microsecond = .000001 sec = 1 x 10^{-6} s
1 ns = 1 nanosecond = .000000001 sec = 1 x 10^{-9} s
1 ps = 1 picosecond = .000000000001 sec = 1 x 10^{-12} s

The gate delays for gates used in lab are a few nanoseconds. Gate delays on state-of-the-art high density logic devices are in the 10’s to low hundreds of picoseconds.

Timing Diagram for a Network

Gate delays can cause unexpected results. In the circuit below, the output should always be ZERO, no matter what ‘A’ is. Assume each gate has a delay of 1 ns (1 nanosecond)
A Glitch!!

- Because the change in A was seen immediately at one input of the AND gate, but was delayed by the inverter on the other input, a **GLITCH** was caused at the output.
- Glitches are caused by unequal path delays in a circuit.
- Glitches are usually unavoidable, simply have to wait for ‘settling time’ before using output of circuit.
  - Settling time is usually the worst case delay path.

---

Delay Path

Simply add up the gate delays along each circuit path to get the worst case delay path of a circuit.

Two gate delays = 2 ns

One gate delays = 1 ns

Worst case path delay is 2 ns.

Wires have delay also, but these are usually very short when compared to gate delays. We will ignore wire delays in this class.
Datasheets and Databooks

A Datasheet provides pinout, functionality, and operating characteristics (timing, power, voltage specs, etc) for the device.

A Databook is simply a collection of datasheets for a particular product family.

7400 Data Sheet -- Pinout, Functionality

7400 contains 4 NAND gates. One package available is a 14 pin DIP. A 7400 is a TTL Device.
Maximum Ratings

Maximum ratings are absolute Vdd. Input voltage ratings for device without DAMAGE. These are not recommended operating conditions.

**Absolute Maximum Ratings over Operating Free-Air Temperature Range (Unless Otherwise Noted)**

<table>
<thead>
<tr>
<th>Parameter</th>
<th>SN5400</th>
<th>SN7400</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply Voltage, VCC (see Note 1)</td>
<td>4.5 V</td>
<td>5.5 V</td>
</tr>
<tr>
<td>Input Voltage: '00, 'S00</td>
<td>4.75 V</td>
<td>5.25 V</td>
</tr>
<tr>
<td>'LS00</td>
<td>0 V</td>
<td>0 V</td>
</tr>
<tr>
<td>Operating Free-Air Temperature Range: SN5400</td>
<td>-55°C to 125°C</td>
<td></td>
</tr>
<tr>
<td>SN7400</td>
<td>0°C to 70°C</td>
<td></td>
</tr>
<tr>
<td>Storage Temperature Range</td>
<td>-55°C to 150°C</td>
<td></td>
</tr>
</tbody>
</table>

**Recommended Operating Conditions**

The input, Vdd voltages for which the timing, power specs are valid for.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>SN5400</th>
<th>SN7400</th>
</tr>
</thead>
<tbody>
<tr>
<td>Vdd</td>
<td>5.5 V</td>
<td>5.25 V</td>
</tr>
<tr>
<td>Vih</td>
<td>2 V</td>
<td>2 V</td>
</tr>
<tr>
<td>VIL</td>
<td>0.8 V</td>
<td>0.8 V</td>
</tr>
<tr>
<td>IHH</td>
<td>-0.4 mA</td>
<td>-0.4 mA</td>
</tr>
<tr>
<td>IOL</td>
<td>16 mA</td>
<td>16 mA</td>
</tr>
<tr>
<td>TA</td>
<td>-55°C</td>
<td>0°C</td>
</tr>
</tbody>
</table>

**Vih** - minimum input voltage that will be recognized as a ‘H’.

**Vil** - maximum input voltage that will be recognized as a ‘L’.
Electrical Characteristics

V_{OH} : minimum output Voltage for a ‘H’
V_{OL} : maximum output Voltage for a ‘L’
I_{IH} : Input high current, \ I_{IL} : Input Low current

Negative I_{IL} means that we are drawing current from input.

\[ V_{OH} < V_{IL}, \ V_{OH} > V_{IH} \] This is for noise immunity purposes.
V_{IL} - V_{OL} is the Low Noise Margin.
V_{OH} - V_{IH} is the High Noise Margin.
Propagation Delay

Both Vdd and Temperature will affect propagation delay.

Higher Vdd, faster switching (can’t go too high, will damage device, excessive power consumption).

Lower Temp, faster switching.

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.
## CMOS 7400 Electrical Characteristics

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>SYMBOL</th>
<th>TEST CONDITIONS</th>
<th>$V_{IH}$ (V)</th>
<th>$I_{O}$ (mA)</th>
<th>$V_{CC}$ (V)</th>
<th>25°C</th>
<th>-40°C TO 85°C</th>
<th>-55°C TO 125°C</th>
<th>UNITS</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td>MIN</td>
<td>TYP</td>
<td>MAX</td>
<td>MIN</td>
<td>MAX</td>
<td>MIN</td>
<td>MAX</td>
</tr>
<tr>
<td><strong>HC TYPES</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>High Level Input Voltage</td>
<td>$V_{IH}$</td>
<td>-</td>
<td>-</td>
<td>2</td>
<td>1.5</td>
<td>-</td>
<td>1.5</td>
<td>-</td>
<td>1.5</td>
</tr>
<tr>
<td>Low Level Input Voltage</td>
<td>$V_{IL}$</td>
<td>-</td>
<td>-</td>
<td>2</td>
<td>-</td>
<td>-</td>
<td>0.5</td>
<td>-</td>
<td>0.5</td>
</tr>
<tr>
<td>High Level Output Voltage</td>
<td>$V_{OH}$</td>
<td>$V_{PH}$ OR $V_{IL}$</td>
<td>-0.02</td>
<td>2</td>
<td>1.9</td>
<td>-</td>
<td>1.9</td>
<td>-</td>
<td>1.9</td>
</tr>
<tr>
<td>Low Level Output Voltage CMOS Loads</td>
<td>$V_{OL}$</td>
<td>$V_{PH}$ OR $V_{IL}$</td>
<td>-0.02</td>
<td>4.5</td>
<td>4.4</td>
<td>-</td>
<td>4.4</td>
<td>-</td>
<td>4.4</td>
</tr>
<tr>
<td>Input Leakage Current</td>
<td>$I_{L}$</td>
<td>$V_{CC}$ and GND</td>
<td>4</td>
<td>5.5</td>
<td>-</td>
<td>±0.1</td>
<td>-</td>
<td>±1</td>
<td>-</td>
</tr>
<tr>
<td>Quiescent Device Current</td>
<td>$I_{CC}$</td>
<td>$V_{CC}$ OR GND</td>
<td>0</td>
<td>5.5</td>
<td>-</td>
<td>2</td>
<td>-</td>
<td>20</td>
<td>-</td>
</tr>
</tbody>
</table>

BR 1/99 41

## Switching Characteristics

**Switching Specifications** Input $I_{L} = 6$ns (Continued)

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>SYMBOL</th>
<th>TEST CONDITIONS</th>
<th>$V_{CC}$ (V)</th>
<th>25°C</th>
<th>-40°C TO 85°C</th>
<th>-55°C TO 125°C</th>
<th>UNITS</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td>MIN</td>
<td>TYP</td>
<td>MAX</td>
<td>MIN</td>
<td>MAX</td>
</tr>
<tr>
<td>Transition Times (Figure 1)</td>
<td>$t_{PLH}$, $t_{PHL}$</td>
<td>$C_{L} = 50$μF</td>
<td>2</td>
<td>-</td>
<td>-</td>
<td>75</td>
<td>-</td>
</tr>
<tr>
<td>Input Capacitance</td>
<td>$C_{I}$</td>
<td>-</td>
<td>-</td>
<td>10</td>
<td>-</td>
<td>10</td>
<td>-</td>
</tr>
<tr>
<td>Power Dissipation Capacitance (Notes 3, 4)</td>
<td>$C_{PD}$</td>
<td>-</td>
<td>5</td>
<td>-</td>
<td>25</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td><strong>HCT TYPES</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Propagation Delay, Input to Output (Figure 2)</td>
<td>$t_{PLH}$, $t_{PHL}$</td>
<td>$C_{L} = 10$μF</td>
<td>4.5</td>
<td>-</td>
<td>-</td>
<td>20</td>
<td>-</td>
</tr>
<tr>
<td>Propagation Delay, Data Input to Output</td>
<td>$t_{PLH}$, $t_{PHL}$</td>
<td>$C_{L} = 50$μF</td>
<td>5</td>
<td>-</td>
<td>-</td>
<td>10</td>
<td>-</td>
</tr>
<tr>
<td>Transition Times (Figure 2)</td>
<td>$t_{PLH}$, $t_{PHL}$</td>
<td>$C_{L} = 50$μF</td>
<td>4.5</td>
<td>-</td>
<td>-</td>
<td>15</td>
<td>-</td>
</tr>
<tr>
<td>Input Capacitance</td>
<td>$C_{I}$</td>
<td>-</td>
<td>-</td>
<td>10</td>
<td>-</td>
<td>10</td>
<td>-</td>
</tr>
<tr>
<td>Power Dissipation Capacitance (Notes 3, 4)</td>
<td>$C_{PD}$</td>
<td>-</td>
<td>5</td>
<td>-</td>
<td>25</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table>

BR 1/99 42
Fanout

Fanout is the number of gate inputs an output is driving

Fanout Limits

There is a limit to the number of gate inputs a single output can drive.

For TTL, the limit is based on CURRENT. A TTL output can supply $I_{OL} = 16$ ma (milliamps) Maximum. A TTL input $I_{IL}$ is -1.6ma. Maximum fanout for TTL is $16ma/1.6 ma = 10$ loads.

For CMOS, the limit is based on SPEED. A CMOS input looks like a capacitive load (10 pf - picofarads). The more INPUTs tied to a single OUTPUT, the higher the capacitive load. The HIGHER the capacitive load, the slower the propagation delay. Typically, try to avoid loads much higher than about 8 loads.
Other CMOS/TTL Differences, Facts

CMOS gates can run at a wide range of voltages. Note that the CMOS datasheet had specs for $V_{cc} = 2\text{V}, 4.5\text{V}, 6\text{V}$.

TTL gates tolerate only a narrow $V_{dd}$ range (4.5 to 5.5v).

TTL gates (bipolar transistors) will generally switch faster than CMOS gates (but TTL gates consume too much power at high gate counts).

When TTL gates are quiescent (inputs are not switching), they are still drawing current and consuming power.

When CMOS gates are quiescent (inputs are not switching), they are not drawing current (only a very small amount of leakage current). CMOS gates consume power only when switching; the faster the clock rate, the more power consumed. CMOS gates are preferable for low power applications.

Fanin Limitations

A physical gate cannot have a large number of inputs (fanin).

- The more inputs that a CMOS gate has, generally the slower the device
  - A 4-input NAND gate is slower than a 2-input NAND gate
- In CMOS technology, generally do not build greater than 4 input gates
  - More than 4 inputs makes the devices too slow because end up having too many transistors in series.
  - TTL gates can have more inputs (8 input NAND 7430)
- Have to design logic knowing the input limitations.
Some Common 74xx gates

- 7404 - inverter
- 7400 (2-input NAND), 7402 (2 Input Nor)
- 7408 (2-input AND), 7432 (2-input OR)
- 7410 (3-input NAND)
- 7486 (2-input XOR)
- 7420 (4 input NOR)

What do you have to know?

- CMOS, TTL Technology basics
- NAND, NOR, Inverter CMOS transistor diagrams
- Packages vs chips
- Propagation delay
- Timing diagrams
- How to read a datasheet (timing specs, electrical specs)
- CMOS, TTL Fanout limitations
- Fanin limitations